CS304PC: COMPUTER ORGANIZATION AND ARCHITECTURE

B.TECH II Year I Sem.	L	Т	Ρ	С
	3	0	0	3

Co-requisite: A Course on "Digital Logic Design and Microprocessors".

Course Objectives:

- The purpose of the course is to introduce principles of computer organization and the basic architectural concepts.
- It begins with basic organization, design, and programming of a simple digital computer and introduces simple register transfer language to specify various computer operations.
- Topics include computer arithmetic, instruction set design, microprogrammed control unit, pipelining and vector processing, memory organization and I/O systems, and multiprocessors

Course Outcomes:

- Understand the basics of instructions sets and their impact on processor design.
- Demonstrate an understanding of the design of the functional units of a digital computer system.
- Evaluate cost performance and design trade-offs in designing and constructing a computer processor including memory.
- Design a pipeline for consistent execution of instructions with minimum hazards.
- Recognize and manipulate representations of numbers stored in digital computers

UNIT - I

Digital Computers: Introduction, Block diagram of Digital Computer, Definition of Computer Organization, Computer Design and Computer Architecture.

Register Transfer Language and Micro operations: Register Transfer language, Register Transfer, Bus and memory transfers, Arithmetic Micro operations, logic micro operations, shift micro operations, Arithmetic logic shift unit.

Basic Computer Organization and Design: Instruction codes, Computer Registers Computer instructions, Timing and Control, Instruction cycle, Memory Reference Instructions, Input – Output and Interrupt.

UNIT - II

Microprogrammed Control: Control memory, Address sequencing, micro program example, design of control unit.

Central Processing Unit: General Register Organization, Instruction Formats, Addressing modes, Data Transfer and Manipulation, Program Control.

UNIT - III

Data Representation: Data types, Complements, Fixed Point Representation, Floating Point Representation.

Computer Arithmetic: Addition and subtraction, multiplication Algorithms, Division Algorithms, Floating – point Arithmetic operations. Decimal Arithmetic unit, Decimal Arithmetic operations.

UNIT - IV

Input-Output Organization: Input-Output Interface, Asynchronous data transfer, Modes of Transfer, Priority Interrupt Direct memory Access.

Memory Organization: Memory Hierarchy, Main Memory, Auxiliary memory, Associate Memory, Cache Memory.

UNIT - V

Reduced Instruction Set Computer: CISC Characteristics, RISC Characteristics.

Pipeline and Vector Processing: Parallel Processing, Pipelining, Arithmetic Pipeline, Instruction Pipeline, RISC Pipeline, Vector Processing, Array Processor.

Multi Processors: Characteristics of Multiprocessors, Interconnection Structures, Interprocessor arbitration, Interprocessor communication and synchronization, Cache Coherence.

TEXT BOOK:

1. Computer System Architecture - M. Moris Mano, Third Edition, Pearson/PHI.

REFERENCE BOOKS:

- 1. Computer Organization Car Hamacher, Zvonks Vranesic, Safea Zaky, Vth Edition, McGraw Hill.
- 2. Computer Organization and Architecture William Stallings Sixth Edition, Pearson/PHI.
- 3. Structured Computer Organization Andrew S. Tanenbaum, 4th Edition, PHI/Pearson.




Digotal Computer :-Antroduction :-

At is the most commonly used type of Computer and is used to process information with quantities using digits, usually using the binary number system.

* Digital Computers are programmable machines that use Electronic technology to generate, store and process data

* Digital Computers use the binary number system which has 2 digits Oand 1. of winawy digit is called a bit.

* The two terms positive "1" and nonpositive "o", compose the data into a string.



→ Micuo Computer :-

1/4+ is a small, relatively inexpensive computer with a microprocessor as its CpU. At includes a micropriocessor, memory and 5/0 devices.

4 Also known as "previsional computer"

4 Ancludes woorkstations, desktops, server, laptop & notebook.

→ Mini Computer:-

5 Mini computers emerged in the mid-1960s and were first developed by SBM Corporati -ton.

4 This may also be called a mid-range computer.

4 Minicomputer may contain 104 more processors, support multiprocessing & tasking.

→ Mainframes Computer:-4 Main frames are a type of computer that generally are Known for their large size, amount of Storage, processing power and high level of reliabelity. 4-Ability to run (or host) multiple operating systems. 4 Mainframes first appeared in early 1970s. → Super Computer:-L'Super computer consists of tens of thousands of prioressors that are able to perform bellions & trellions of calculations or computations per second. > These are primarily designed to be used in enterprises and organizations that viequire massive computing power. 4 thas more than 98,000 processors that allows it to process at a spreed of 16,000 Tullion calculations per second. 4 is a darge & very powerful moin frame computer called Supercomputer. 4 Super computers are applied to the solution of very complex & sophisticated scientific quoblem & used for national security purposes of some advance nations. * d'Computer System is sometimes subdivided into 2 junctional entities : Hardware & software L'Hardware consists of all Electronic components and electromechanical devices that comprise the physical entity of the device. 4 computer Software consists of the instructions and data that the computer manipulates to perform various data processing tasks. * A sequence of instructions for the computer is called a program." * The data that are manipulated by the program constitute the data base.




fig: Block diagram of Digital Computer

* The central processing unit (CPU) contains an arithematic and logic unit for data manipulating data, a number of oregisters for storing data and control counits for fetching and excerting instructions.

* The memory of a digital computer contains storage for instructions and data At is called as Random datess memory (RAM) because the CPU can access any location in memory at vandom & can vietnieve the binary information within a fixed interval of time.

* Angut and Output processor (IOP) contains electronic circuits for communicating and controlling the transfer of unformation 5/10 the computer and the outside sould.

* The Anjuit devices are used by the computer to take input from a user. Eg: Mouse, Keyboood, scanner etc;

* The Output devees are used by the computer to give Output to the user. Eg:-Printer, Moniter, speaker etc;

Computer Organization vielers to the way the hardware components operate and the way they are connected together to form the computer system.

As the various components are assumed to be in place and the task is to investigate the organizational structure to verify whether the computer parts operate as intended.

Set County - The Partie S.

* Computer Design :-


Computer design refers to the hardware design of the computer → Once the computer specifications are formulated it is the task of the designer to develop hardware for the system. → The term Computer design is concerned with the determination of what hardware should be used and how parts should be connected. → As the word computer hardware can be referred to as computer implementation.


* Computer Architecture :-

computer dupitecture refers to the structure and behavior of the computer as seen by the user. At inellides the information, formats, instruction set, and techniques for addressing memory.

The architectural design of a computer system is concerned with the specifications of various functional modules such as processors and memories & structuring them together into a computer system.

There are two basic types of computer architectures are von Neumann architecture and Hanvard architecture





Von Neumann & Haward Architecture

Von-Neumann duchitecture

>At is ancient computer architecture based on stored program computer concept

-> Same physical memory address is used for instructions & data.

-> There is common bus for data & instruc -thor transfer.

> Two clock cycles are required to execute Ingle instruction

→ at is cheaper in cost

-> CPU can not access unstructions and read/write at the same time.

> At is used in personal computers and small computers

differences ()

Howard duchitecture

-> At is modern computer cuchitecture based on Houward mark S relay based model

-> Seperate physical memory address is used for instructions & data,

→ Seperate truses are used for transferring data & instruction.

-> de instruction is executed in a single cycle.

> at is costly than Von Neumann architecture.

-> CPU can access instructions and read/write at the same line

→ It is used in microcontrollers & signal processing

Difference between computer Organization and computer duchitecture :-Computer Organization Computer duchitecture.

-> computer Organization is concerned with the way hardware components are connected together to your a computer system.

> At deals with the components of a connection > At acts as interface b/w hardware & software in a system.

→ At tells us how exactly all the units in → At helps us to understand the junctionalities the system are avanged and interconnected. of a system.
→ At converses the realization of architer > d programmer can view architecture inter-tive

-ture

-> In organization is done on the basis of architecture

-> At deals with Low-level design issues -> computer Organization involves ephysical components (circuit design, stdders, signals, Perupherals)

-> computer Architecture is concerned with the structure and behaviour of computer system as seen by the user.

→ d'epubquammer can view auchiteiture interm of unstructions, addressing modes & registers. -> vehile designing a computer system auchitectur is considered first > A deals with high-level design usues -> computer Architecture involves logic (Anstruct -ton sets, Addressing modes, Datatypes, Cache optimization).

* Register Transfer danguage:-→ A digital computer system is an interconnection of digital modules such as registers, decoders, arithematic elements and control logic. -> These digital modules are interionneited with some common data & control paths to form a complete digital system Digital modules are best defined ! by the registers they contain & the operations that are performed on the data stored in them. -> The operations performed on the data stored in registers are called mero-operations. -> I micro-operation is an elementary operation performed on the information stoned in 104 more registers. The result of the operation may replace the prections binary information of a register or may be transferred to another register Examples of microoperations are shift, count, clear & doad. > The Internal havedware organization of a digital system is best defined Ly The set of registers and the flow of data between them. by specefying > The sequence of microoperations performed on the binary information stored 4 The control that initiates the sequence of microoperations. in the registers. * Register Transfer Language & the symbolic representation of notation used to specefy the sequence of micro-operations. * An a computer system, data transfer takes place between processon registers and memory and between processor registers & Enput-output systems. These data transfer can be represented by standard notations given below: * Notations RO, RI, R2 ----, 40 on represent processor registers * oldvers of memory locations are represented by names such as LOC, # PLACE, MEM etc; * Annut-Output regiters are represented by names such as DATA IN, DATA out and so on * The content of register or memory location is denoted by placing square brackets around the name of the register or memory location

* Register Turansfer :-

→ The term Register transfer viefers to the availability of hardware logic circuits that can perform a given micro operation and transfer the viesult of operation to the same con another register.
→ The information transformed from one register to another register is represented in symbolic form by replacement operator is called Register transfer (Replacement Operator:-

→ In the statement $R_2 \leftarrow R_1$, " \leftarrow " acts as a vieplaiement operator. This statement defines the iterasper of content of viegister R_1 into viegister R_2] → The most of the standard notations used for specifying operations on various viegisters are stated below.

⇒ The memory address register is designated by "MAR".
⇒ Pirogram counter "PC" holds the next instruction's address.
⇒ Instruction register "IR" holds the instruction being executed.
> Ry (oprocessor register)


→ The individual flip-flops in an m-bit register are numbered in sequence from 0 through n-1 starting from 0 in the rightmost position & increasing the number toroard the left.

(a) Register R	[76543210] (b) showing individual bits
15 R2 (c) Numbering of bits	15 87 0 PC(H) PC(L) (d) Divided into two parts
fig: Bl	eck diagram of viegister .

→ The most common way to verviesent a viegister is by a viertangular boxe with the name of the viegister inside fig cas.

-> The Endividual bits can be distinguished in (b)

> The numbering of bits in a 16-bit register can be marked on top of the box shown in (C)



4 An the timing diagram P is activated in control section by the raising edge of clock pulse at time t. 5 The next +ve transition of clock at time t+1 finds the load i/partive & data i/p's of R2 are then loaded into register in parallel.

> P may go back to 0 at time t+1; otherwise, tranfer will occur at every clack pulse transition while P versions active.

The basic symbols of vegister transfer notations are listed in Table O


Symbol	Description	Examples
(1) Letters Capital (and numerals	Denote a register	MAR, R2
(and numerals		R2(0-7), R2(L)
(2) Parentheses ()	Denotes a pent of a g	$R_2 \leftarrow R_1$
3) Annowster	Denotes transfer of Enformation	$R_2 \leftarrow R_1, R_1 \leftarrow R_2$
(4) Comma,	reperates two microoperations Lermenation of control junction	$P:R_2 \leftarrow R_1$
	Leaning of the p	if P=1

* BUS AND MEMORY TRANSFERS:-

→ A digital system composed of many registers, and paths must be quourded to transfer information from one suggister to another. The no. of wires will be excessive if separate lines are used between each register and all other register in the system. → A bus structure, on the other hand, is more efficient for transferring information between registers in a multi-register configuration system. > A bus consists of a set of common lines, one ofor each bit of register determine which beinaw information is transferred one at a time. Control register determine which register is selected by the bus during a sparilicular suggister transfer. > One way of constructing a common bus system is with multiplezers. The following block diagram shows a bus system for 4 registers. At is constructed with the help of for 4×1 Multiplezers each having four data ip's (0 to 3) & selection ipputs (S1 and S2).

> For instance output 1 of register A is connected to input 0 of MUX1

Bus isystem for 4 registers :-



-> The itwo selection lines S, & So are connected to the selected inputs of all 4 multiplexers.

-> The selection lines choose the four lits of 1 register & transfer them into the

> when both of the select lines are at low logic, i.e., S,So=00, the 0 data i/ps of all four multiplezers are selected and applied to the 0/p's that forms the bus This in two, causes the bus lines to receive the content of register A strice the output of this register are connected to the data o i/ps of the multiplezers > stratarly, when S1So=01, register B is selected, and the bus lines will receive the content provided by register B.


> The following function table shows the negister that is relected by the buy for each of the 4 possible binary values of the selection lines

SI	S0	Register Selected
0	0	A
0	. 1 .	В
	O	C
	1	D

Three state Bus Buffers:--> I dus system an also be constructed using 3 state gates instead of multiplexes -> The three state gates can be considered as a digital circuit that has 3 gates, -> The three state gates can be considered as a digital circuit that has 3 gates, -> The three state gates can be considered as a digital circuit that has 3 gates, -> The three state gates can be considered as a digital circuit that has 3 gates, -> The three state gates can be considered as a digital circuit that has 3 gates, -> The state gate exclusion to degic 1 and 0 as in a conventional gate. Now ever, the 3rd gate exclusions a state gates in case of the bus system is a. -> The most commonly used three state gates in case of the bus system is a. buffer gate. The graphical symbol of a three state buffer gate and be represented as



Bus line with 3 state buffer:-



will communicate with bus line.

→ A 2×4 decoder ensures that no more than one control ip is active at any given point of time.

W parameter 1

* Memory Wansfer:-

Most of the standord notations used for specifying operations on memory transfer are stated below.

> The transfer of information from a memory unit to the enduser is called Read eperation .

> The triansfer of new information to be stored in the memory is called inte oriention voute operation

A memory word is désignated by letter M.

At is necessary to specify the address of "M" when writing memory transfer operations. This will be done by enclosing the address in square brackets yollowing the letter M.

The address register is designated by AR and the data register by DR. Thus a read operation can be stated as

A A Bloand


Read: $DR \leftarrow M[AR]$

The read statement causes a transfer of information into the data register (DR) from the memory word (M) selected by address register (AR). 拉方 (1) 9(1) 451

The write operation can be stated as

Wrfte: $M[AR] \leftarrow R_1$

The write statement causes transfer of information from register R, into the memory word (M) selected by address register (AR



an and in the standing to the optimized of the stands with the standing of the standing of the standing of the

and the shall be the start of the

a state of the second stat

Mius operations :-

d microoperation is an elementary operation performed with the data stored in vegisters. An digital computers, microoperations are classified into your categories :

• Register transfer micropperations transfer trinary information from one

register to another. @ stat duithematic microoperations perform withematic operation on

numeric data stored in registers 3 Logic microoperations perform bit manipulation eperations on non

-numeric data stored in registers. (4) Shift microoperations porform shift operations on data stored in

registers.

* drithematic nicrooperations:-

shuthematic microoperations deals with the operation performed on numeric data stored in the registers. The basic arithematic microoperation are classified as follows

- is shift 4 dditten
- 4 subtraction
- 5 Inviement
- 13 decrement.

some additional arithematic microoperations are

is sidd with carvy

y subtract with borrow

13 Transfer/Load, etc.,

The following table shows the symbolic representation of Arithematic mero operations

-symbolic designation	Description
$R_3 \leftarrow R_1 + R_2$	The contents of RI plus R2 -transferred-to R2
$R_3 \leftarrow R_1 - R_2$	The contents of R1 minus R2 transferred to
$R_2 \leftarrow \overline{R_2}$	ng Complement the contents of R2.

 $R_{2} \leftarrow R_{2} + 1$ $R_{3} \leftarrow R_{1} + R_{2} + 1$ $R_{1} \leftarrow R_{1} + 1$ $R_{1} \leftarrow R_{1} - 1$


2's complement the centents of R2 R1 plus the 2's complement of R2 Anciement the contents of R1 by one Decirement the contents of R1 by one.

* Benary Adder:-

> The add microoperation vequires registers that can hold the data and the digital components that can perform anothermatic addition.

→ a binary adder is a digital cirait that performs that the arithematic osum of two binary numbers provided with any length. → A Binary Adder is constructed using full-adder circuits connected in series, with the output carry from one full-adder connected in series, with the output carry from one full-adder

> The block diagram shows the interconnections of your full-adder circuits to provide a 4-bit bloavy adder.



→ The augend bits (A) and addend bits (B) are designated by subscript mumbers your sught to left, with subscript '0' denoting the low order bits'
> The carry T/p's starts from Co to C3 connected in a chain thrue the yull adders. C4 is resultant output carry generated by last F.A.
> The Op carry from each full-adder is connected to the Vp carry of next-high order F.A.
> The sum o/p's (S0 to S3) generates the required arithematic sum of augend & addend bits.


> The m data bits yor the A & B sp's come from different source registers. For Enstance, data bits yor A E/p comes from source register Ry and data bits for B 1/p comes from source register (more) R2. > The arithematic sum of the data ip's of A and B can be transferred to theird register or to one of the registers (R1 on R2)


* Binary Adder-Subtractor:-

> The subtraction micro operation can be done easily by taking 2's complement of addend bits and adding it to the augend bits > The authematic million operations like addition and subtraction can be combined into one common circuit by including an exclusive-OR gate with each full adder.

> The block diagram for a 4-bit adder-subtractor circuit can be

represented as





-> When the mode input (M) is at a low logic i.e; 'o', the circuit act as an adder & when the mode %p is at high logic, i.e; 1', the

circuit act as a subtractor. > The Exclusive OR gate connected in series succeives i/p M and

→ when Mis at a low logic, we have B⊕0=B. The yull-adders one of i/p B. receive the value of B, the "/p carvy is 0 and the circuit performs

A+B ⇒ when M is at high logic, we have B⊕I=B and CO=1 -> The B ips are complemented and al is added through the ip cavuy. The circuit performs the operation A plus the 2's complement of B.


* Binary Anciementer :-

→ The invienment mivicoperation adds one binary value ito the value of binary variables stored in a viegister.

> For instance, a 4-bit register has a binary value 0110, when incremented by one-the value becomes 0111.

0110

→ The increment micro operation is best implemented by a 4-bit combinational circuit incrementer. A 4-bit combinational circuit incrementer can be represented by the following block diagram.



→ A logic-1 is applied to one of the inputs of least significant half - adder, and the other ip is connected to the least significant bit of the number to be incremented:

> The output carry from one half-adder is connected to one of the 1/p's of the next higher-order half adder.


→ The binary invienentar circuit vieceives the four bits from Ao through Az, adds one to it, and generates the invienmented output in So through Sz'

> The output cavery of will be 1 only after incrementing binary 1111-

* Authematic Unit :-

The basic component of an arithematic circuit is parallel adder. By controlling the data i/p's to the adder, it is possible to obtain different types of arithematic operations. The diagram of a 4-bit arithematic circuit is shown in the shellowing the.

112.14



→ The Wock diagram has 4 full adder circuits that constitute the 4 bit adder and your multiplexers for choosing different operations.
→ There are # & 4-bit s/p's A and B and a 4-bit Output D. The your yp's from A go directly to the × 1/p's of binary adder.
→ Each of 4 i/p's from B are connected to the data i/p's of the multiplexers. The multiplexers data 1/p's also receive the complement of B. The other two data i/p's are connected to logic 0 and logic 1.

> The 4 fullipleaers are controlled by & selection 1/p's S, and S. The 1/p cavey (in goes to the cavery 1/p of the FA in test Significat position . The other cavers a connected from one stage to the next. The output of B.A is calculated from the arithematic sum.

$$D = A + Y + Cin$$

where A > 4 bit know numbers at x inputs

Y→ input carry which is equal to D on 1

By controlling the value of y with selection i/ps s, and s & making Cin equal to 0 on 1. so it is possible to generate 8 arithematic microoperation

	Select		Anput	Output	meuro operation
S ₁ 0 0	S ₀ 0 - 1 1	Cin 0 1 0 1	y B B B B O	$D = A+Y+C_{fr}$ $D = A+B$ $D = A+B+1$ $D = A+\overline{B}$ $D = A+\overline{B}$ $D = A+\overline{B}+1$ $D = A$	
1 1 1	0 1 1	1 0 1	0 	D=A+1 D=A-1 D=A	Increment A Decrement A Transfer A

> when S10S0=00 the value B is applied to Y 1/ps of the adder. Addition :-→ af Cin=0 then output D= A+B 1 -then output D= A+B+1 -> An Both cases Add microoperation with on without adding carry are performed. > when SiSo = 01, the complement of B is applied to Y i/p's of the adder. Subtraction :-→ af Cin=1 then 0/p D=A+B+1 (A+ 25 comp of B is equivalent to A-B) O -then O/p D = A+B (This equivalent to subtract with borrow i.e; A-B-1 > when SiSo=10, the ips from B are neglected instead all 0's one inverted into Y i/pis. The olp becomes D=A+0+cin Cin=O then D=A (here direct transfer from ip A to Oup D 1 -then D=A+1 (the value of A is inversented by 1 > When S, S0= 11, all is are inserted into Y 1/ps of adders to produce the decrement operation D=A-1 when This is because a number with all is equal to 2's complement of 1 (i.e., D=A-1 when Cin=O 2's comp of binary 0001 is 1111) Adding a number A to 2's comp of 1 produces F = A + 2S comp of I = A - I4 when Cin=1 then D= A-1+1=A, which causes a direct transfer from ipA to olp D. .". D=A is generated twice, so there are only 7 clistinct microoperation in -Arithematic circuit. is again a man made an internet the state the part was have o man he appeared to serve the server of the relation of the The equipart A. F. O.I. be used for derete the mathematic arrival

needs of the model of an ender of configuration twenty on the

and which induced in the state of the second of the second second

A DATE AND A

Chealthill had up for and a fast requiries apply

* Logic microoperations:

Logic microoperations specify binary operations for strings of bits stored in registers. As operations consider each bit of the register seperately and treat them as binary variables.

Eq: - The Exclusive OR microoperation with the contents of two registers R1 and R2 is symbolized by the statement

 $P: R_1 \leftarrow R_1 \oplus R_2$

At specifies a logie microoperation to be executed on the

individual bits of registers provided that the control variable P=1.

The Exclusive OR moveoperation stated above symbolizes the following logic computation

1010 -> content of Ri

11 00 → content of R2

0110 -> content of Ry after P=1

The content of R1 after the execution of microoperation, is equal to the bit-by-bit Exclusive OR operation on pairs of bits in R2 & previous values of RI

-> The logic microoperations are widely used in scientific computations, but they are very useful for bit manipulation of binary data & for making logical decisions.

Special Symbols.

special symbols will be adopted for the logic microoperations OR, AND and complement, to distinguish them from corresponding symbols used to express boolean functions.

> The symbol v will be used to denote an OR milurooperation.

-> The symbol A well be used to denote an AND microoperation.

> The complement microoperation is same as 1's complement & uses a bar on top of the symbol that denotes the wegister name.

> By using different symbols, it will be possible to differentiate b/w a logie mérioperation & a control function (Boolean).

→ Anothen viewson for adopting & sets of symbols is to be able to distinguish the symbol+, when used to symbolize an avithematic plus, from a dogic OR operation. → ds + symbol has & meanings, it will be possible to distinguish blw them by nothing where the symbol eccurs. when the symbol + occurs in a microoperation, it will denote an anithematic plus. when it occurs in a control (or boolean) function. It will denote an anithematic plus. When it occurs in a control (or boolean) function. It will denote an or operation. We will mever use it to symbolize an or it will denote an or operation. We will mever use it to symbolize an or

For example, $P+9: R_1 \leftarrow R_2 + R_3$, $R_4 \leftarrow R_5 \lor R_6$ the + blip P&9 is an OR operation blip two bitnary variables of a control function. The + blip $R_2 \& R_3$ specifies an add microoperation. The OR microoperation is designated by symbol \lor blip $R_5 \& R_5$ List of Legic Microoperations:

There are 16 different legic operations that can be performed with a binary variables. They can be determined from all possible truth tables obtained with two bonary variables as shown in Table below.

x o	ч	Fo	-Fi	F2	F3	F4	F5	F6	fa	F8	fq	-Fio	fn	fi2	FI3	F14	+15
																1	T
0		-	5	n	6					()	U	U	U				1
$< 1^{10}$	0	0	0	1	1	0	0	1	I	0	0	0	1	0		0	1
L	T	0	1	0	-	0	24	0	1	0	SP.		2 to	Det 1	Cart.	States.	1.15


An this table, each of 16 columns to to f15 viewesents a T.T of one possible Boolean function for the availables se and y. The functions are determined from 16 binary combinations that can be assigned to f. The 16 boolean functions of a variable se s y are expressed in algebraic form in first column of table 2 and logic microoperations in second column wing ASB viegisty

The 16 logic meuroperations are derived from these functions by replacing & by the binary content of register A & variable y by the binary content of register B.

Each bit of register is treated as a linery variable & the microoperation is performed on the string of bits stored in registers.

Boolean junction	Microoperation	Name
-Fo=0	F←0	clean
-fi=sch	FEANB	-And
-F2= 244	FLANB	an Normality
- J F3= 2	F←A	Transfor A
f4=22'y	F~ANB	parts on spends Ward
F5=4	F←B	Transfer B
-F6=α⊕y	F←A⊕B	Exclusive-OR
•	FLAVB	OR
Fy=&+y Fg=(x+y)!	F - AVB	NOR
V		Exclusive-NOR
fq = (20By)'	F← A⊕B	complement B
-fio= y'	F + B	certificate D
fii= x+y'	FEAVB	part out the me
$f_{12}=\alpha'$	FEA	Complement A
-Fi3=22+4	F-AVB	the second states of
-Fi4= (xy)'	F-AAB	NAND
	Ft all I's	-set to all is
F15=1	A mana siba I	

Hardware Amplementation : The hardware implementation of logic microoperations requires that logic gales be inserted yor each bit or pair of bits in the registers to perform the required logic function.



> although there are 16 logic microoperations, most computers use only 4-AND, OR, XOR (Exclusive OR), and complement from which all others can be derived. → Figure shows one stage of a circuit that generates the 4 basic logic microo -perations. At consists of 4 gates & a multiplezer. Each of the 4 logic operations is generated through a gate that performs the required logic.

> The old of the gates are applied to the data ilps of the multiplesser. The two selection ip s, and so choose one of the data ips of multiplezer & direct its value to the olp.

> The diagram shows one typical stage with subscript 1. You a dogic circuit with n bits, the diagram must be repeated n times for i=0,1,2--n-1. > The relection variables are applied to all stages. The function table in Fig-lists the logic microoperations obtained for each combination of selection variables.

 \rightarrow Some applications :-

Slogic microoperations are very useful for manipulating individual bits of a portion of word stored in a viegister.

is They can be used to change bet values, delete agroup of bits, or insert new bit values into a register.

> An typical application, register A is processor register and register B constitute togic operand extracted from memory & uplaced in reg B.

The selective set operation sets to 1 the bits in weg A where there * Selective Set : are corresponding 1's in register B. At does not effect bit position that have

e's in B.

yor example. 1010 -> A before $| | 0 0 \rightarrow B (logic operand)$ $|| | 0 \rightarrow A$ after

4) The 2 leftmost bits of B are 1's, 30 the corresponding bits of A are set to 1 > The bits of A after the operation are obtained from the logic-OR operation of bits in B and preveous values of A.

* Selective complement :-

The selective complement operation complements bits in A where there are selective clear corresponding is in B. At cloesnot affect bit positions that have o's in B

for example 1010 > d before $1 1 0 0 \rightarrow B$ (logic Operand) $0 \mid 10 \rightarrow A$ after

> The 2 leftmost bits of B are is, so the corresponding bits of A are complemented. The selective complement operation is just an X-OR microoperation. 7 * relettive clear: The selective clear operation clears to 0 the bits in A only where the corresponding is in B. on example : Abelone 1010 Bllegic Operand) 1100 0010 A after . -> The leftmost bits of B one is, so the corresponding bits of A are cleaned to 0. -> The boolean operation performed on individual bits is AB. The corresponding logic microoperation is A ~ A AB. At is similar to selective clear except that the bits of A are * Mask Operation : cleared only where there are corresponding o's in B. A before yon example, 1010 B (logic Operand) 1100 A (after masking) 1000 The 2 rightmost bits of A are cleared because the corresponding B bets are o's. The mask operation is an AND microoperation and it is more convenient than selective clean. * Ansent :-Ansert operation inserts a new value into a graup of bits. This is done by first masking the bits and then ORing them with the veguired value. for example, suppose that an A vieguter contains 8 bits 0110 1010 To replace the 4 leftmost bits by value 1001 we first mask the four contraskes unwanted bits: dbefore 0110 1010 0000 1111 B(mask) A after masking 0000 1010

and the Insert new value

0000	1010	A before
1001	0000	B (insert)
1001	1010	A after insertion

The mark operation is an AND microoperation & insert operation is an OR micro -operation.

* Clean Operation :-

The clear operation compares the words in A and B and produces an all o's vesult if the two numbers are equal. This operation is achieved by an exclusive or micro-operation as shown by the following example:

$$\begin{array}{c} 1010 \\ 1010 \\ 8 \\ \hline 0000 \\ A \leftarrow A \textcircled{B} \\ \hline B \\ \hline \end{array}$$

when A&B are equal, the & corresponding bits are either both 0 on both 1. In either case the exclusive or operation produces a 0. The all-o's result is then checked to determine if the two numbers were equal.

* SHIFT MICROOPERATION 9 :-

Shift microoperations are used you serial transfer of data. They are also used in conjunction with withematic, logic and other data processing operations.

The contents of a register can be shifted to the left or the right. At the same time the bits are shifted, the first flip-flop receives its binary information from the serial input.


> During a shift left operation, the serial ip transfers a bit into the right -most position.

-> During a shift-night operation, the secial i/p transfers a bet into the left

most position. The information transferred through the serial input determines the type of shift. There are 3 types of shifts: logical, circular and arithematic

d logical shift is one that transfers O through serial i/p. We will adapt the symbols shland shr open logical shift left and shift night microoperations. -For example

RI + ShL RI R2← Shl R2 are 2 microoperations that specify a 1bit shift to left of the content of register R1 and a 1-bit shift to the right of the content of Register R2. The register symbol must be same on both sides of the arrow.




zig: logical shift left.

The lit transferred to the end position through the seried "/p is assumed to be 0 during a logical shift.

Circular shift circulates the lits of the register around the ends without loss of any information. In the case of logical shift, one of the end lits is lost.

Circular shift or rotate operation is performed by connecting the least significant bit to the teast most significant bit position. The symbolic representation is shown in fig

11. 14



we will use the symbols cil and cir for the circular shift left and night.

The symbolic notation for the shift microoperations is shown in below table

symbolic designation	Descuption
symbolic anglitte	
R-shl R	shift left vegister R
R - sho R	shift night negister R
Rectir	ctraular leftshift left register R
R <- clo R	circular shift right register R
Re-ashl R	aveithematic shift left R
ReashbR	avithematic shift vight R

An duithematic shift is a microoperation that shifts a signed binary number to the left or sight. In drithematic shift left multiplies a signed binary number by 2. In drithematic shift right dévides the number by 2. drithematic shift right must leave the sign bit unchanged because the sign of the number remains same.

Jogieal shifts. Otherwise 2 shift operations are very similar.

The arithematic shift left és same as logic shift left ← Rn-1 Rn-9 ← R1 Rok-0 010->@

← Rn-1 Rn-2 ← R1 R0 ← O yig: drithematic shift left (ASL)

ASL inserts 0 into Ro & shifts all other bits to the left Anitial bit of Rn-1 is lost & replaced by the bit from Rn-2 & sign reversal occurs if B, Rn, changes in value after the shift. This happens if multiplication by 2 causes an overflow. Overflow occurs after an ASL if initially, before the shift Rn-1 + Rn-2

An overflow flipflop V_S , can be used to detect an ASL overflow $V_S = R_{n-1} \bigoplus R_{n-2}$

Af Vs=0 there is no overflow, but if Vs=1 there is an overflow & a sign reversal after the shift. Vs must be transferred into overflow flipflop with the serve clackpulse that shifts the register

of possible choice for a shift unit would be a didentional shift * Hardware Amplementation :-Arjonnation can be transferred to the register in parallel and then \rightarrow register with parallel load \rightarrow > In this type of configuration a clock pulse is needed for loading shifted to the night on left. the data into the negister and another pulse is needed to initiate An a processor unit with many registers it is more efficient to the shift implement the shift operations with a combinational circuit. > In this way the content of a register that has its be shifted in first placed onto a common bu whose of is connected to combinational shifter, & the shifted number is Then loaded back into the register At viequires only I clock julie for loading the stifted value into \rightarrow I combinational circuit shifter can be constructed with multiplexers the register. as shown in fig. below. The 4-bit shifter has 4 data i/p's, Ap to Az and 4 data o/p's, Ho to H3 select for shift right (down) sevial 1 bor shift left (up) input (IR) S IXG - Ho -Functiona Table MUX 0 select Output Ao Ho S H_1 H_2 Hz S 2x1 H MUX 0 0 IR AO AI A_2 1 A2 A2 A3 1 A JL. A.3 S 2x1 MUX H2 0 I S axI -H3 MUY 0 Serial Input

> (I) Nog: 4-bit combinational const shifter

There are two serial i/ps, one for shift left (Iz) and other for shift suight (Iz). when the selection i/p s=0, the i/p data are shifted suight. when s=1, the i/p data are shifted left.

A shifter with n data E/p's & 0/p's vequires in multiplexers. The two seried E/p's can be controlled by another multiplexer to provide the 3 possible types of shifts.

* ARITHMETIC LOGIC SHIFT UNIT:

→ Anstead of having individual registers performing the merooperations directly, computer rystems employ a number of storage registers connected to a common operational unit called an arithematic logic unit (ALU).

→ To perform a microoperation, the contents of specified registers are placed in the &p's of the common ALU.


> The ALL performs an operation & the verset is transforred to destination register.

> The ALV is a compensational ext so that the entire register transfer operation from the source registers through the ALV & ento the destination register can be performed during one clock pulse period.

→ The shift microoperations are efter performed in a seperate unit, but sometimes the shift unit is made part of the ALU.

→ The arithematic, logic and shift excusts introduced in can be combined into one ALU with common selection variables.

→ One stage of an Artthematic logic shift unit shown in below fig. The subswipt i designates a typical stage.



A Aparticular microspheriation is selected with the authematic & degic units.
A sparticular microspheriation is selected with the sign of the elp chooses blue an anithematic output Et and a degic of the H;
The data in the multiplexen are selected with the sign of the shiftThe other & data lips to the multiplexer vereive A_{i-1} for the shiftThe cherit must be repeated in times for an m-bit ALU. The Output cavey C_{i+1} of a given arithematic stage must be connected to the input cavey C_i of mext stage in sequence. The collection variable for the authematic operation,
The clocuit provides eight cuithematic operation, your degic operation,
The clocuit provides eight cuithematic operation, your degic operation,
The clocuit provides eight cuithematic operation, your degic operation,
The clocuit provides eight cuithematic operation, your degic operation,
The clocuit provides eight cuithematic operation, your degic operation,
The clocuit provides eight cuithematic operation, your degic operation,
The clocuit of stage is selected with 5 variables s₂, s₂, s₁, s₀ and c_in
The lip cavey con is used for selecting an arithematic operation only.

> The first 8 are arithematic quartiens and are selected with \$352=00.

→ The next 4 are logic """"""""""""" $S_3S_2 = 01$ → The ip carry has no effect during logic operations & marked as don't care x's.


→ The last 2 are shift operations and are selected with S352=10 and 11 → The other 3 selection i/ps have moeffect on shift.

Operation select	GACCREDI	Lysie in Sile - Sile
S3 S2 S1 S0 Ctn	Operation	Function
00000	F=A S	Transfer A
00001	F=At1	Ancrement A
0 0 0 1 0	F=A+B	Addition
00011	F = A + B + I	Add with carry
00100	F=A+B	subtract with barrow
00101	F= A+B+1	subtraction
00110.	F=A-1	Decrement
00111	∓=A	Transfer
0 1 0 0 X	F=ANB .	AND
0 1 0 I X	F=AVB	OR
V I I O X	F=A⊕B	xor
0 1 I I X	F=A	complement A
I O X X X	F=ShrA	shift right A into F
1 $X $ $X $ X	F= ShLA	shift left A Boto-F

Basic Computer Organization & design

> The organization of the computer is defined by its internal registers Timing & control structures and the set of instructions it uses. → The internal organization of a digital system is defined by the sequence of microoperations it performs on data stored in its vegisters. -> The general purpose computer is capable of executing various mécrooperations & can be instructed as its what specific sequence of operations it must perform. The user of a computer can control the process -> I program is a set of instructions that specify the operations ground & the sequence by which processing has to occur. The dataprocessing task man be attered by specifying a new program with different instructions on spectfying the same instructions with different data. > A computer instruction is a binary code that specifies a sequence of microoperations for the computer. Anstruction code together with data are stored in memory. The computer reads each instruction from memory and -> The control then interprets the binary code of instruction & proceed to execute it by issuing a sequence of microoperations. The ability to store and execute instructions, the stored greegram concept is the most important property of general purpose computer. Anstruction Codes:-An instruction code is a group of lits that instruct the computer to perform a spécific operation. At is usually divided into parts, each having its own interpretation The most basic point of an instruction code is its operation point. The operation ade of an instruction is a group of bits that defines such operations as old, subtract, multiply, sheft & complement. > The no. of bits required for the operation code of an instruction depends on the total no of operations available in the computer→ The openation part of an instruction code specifies the operation to be performed. In instruction code must be there to specify not only the operation but also the registers & memory words.
Stored Russian Organization:
→ The simplest way to organize a computer is to have one process register and an instruction code format with two parts: Operation & studies.
→ The first part specifies the operation to be performed and second specifies an address.
→ The memory address tells the control where to yourd an operand in memory.

-> This operand is wead from memory and used as the data to be operated on together with the data stored in the processon wegister



au un

1 10 151

, fig: stored priogram organization

→ Figure depicts this type of organization. Anstructions are stored in one section of memory and data in another. For a memory unit with 4096 words. we need 12 bits to specify an address since 2¹²=4096. Af we store each instruc -tion code in one 16-bit memory word, we have available four bits for the -tion code in one 16-bit memory word, we have available four bits for the operation code to specify one out of 16 possible operations and 12 bits to specify the address of an operand.

> The control reads a 16-bit instruction from the program portion of memory. At uses the 12-bit address part of the instruction to read a 16-bit operand from the data portion of memory. At then executes the operation specified by operation code, computers have a single processor register called decumulator (AC)


Andirect Address:

At is sometimes convenient to use the address bet of an instruction code not as an address but the actual operand. When the second epart of an instruction is said to have an immediate operand.

when the second part specifies the address of an operand that unstruction is said to have a direct address. This is in contrast ito a third possibility called "Indirect address", where the bits in the second part of the instruction designate an address of a memory word in which the address of the operand is formed.

-> One wit of the instruction code can be used to distinguish between a direct & indirect address (MOD bit)

consider the instruction format as




At consists of 3 bit operation code, a la-bit address and a mode bit designated by I.

Tay mod bit is 0 you => direct address

⇒ Andirect address. ap mod bit is 1


I direct address instruction is shown in fig.



-> Is it is placed in address 22 in memory. The I bit is 0, so the instruction is recognized as a direct address instruction. The Opende specifies an ADD instruction & address part is the simary equivalent of 457. The control finds the operand in memory at address 457 and adds it to the content of AC.

Weil W. Letter J. and W.

which all handles



> The instruction in address 35 shown in fig has a mode bit I=1. Therefore it is recognized as indirect address instruction. The address part is the binary equivalent of 300. The control goes to address 300 to find the address of the operand. -> The address of the operand in this case is 1350. The operand found in

address 1350 is then added to the content of AC.

-> The indirect Address instruction needs 2 references to memory to yetch an operand. The first reference is needed to read the address of the operand, the second is for the operand itself.

Effective address:-

The address of the operand in computation type instruction or the target address in a branch type instruction

The effective address in instruction of yEg(b) is 457 & the instruction of fig (6) is 1350.

· module faster -1

* Computer Registers :-

→ Computer instructions are normally stored in consecutive memory Jocations and are executed sequentially one at a time

→ The control reads an instruction from a specific address in memory and executes it. At then continues by reading the next instruction in sequence & executes it & soon.

→ This type of instruction sequencing needs a counter to calculate the address of the next instruction after execution of the current instruction is completed.

→ At is also necessary to provide a register in the control unit for storing the instruction code after it is read from memory.
→ The computer needs proversor register for manipulates data and a
→ The computer needs proversor register for manipulates data and a
wegister for holding a memory address. These requirements dicatetethe register configuration shown in below fig




fig :- Baste computer registers and memory

Table: Register Symbol	No-of bits	Register Name	-Function Holds memory operand
DR	16	Data Register Address register	Holds address for memory
AR AC	12 16	Accumulator	Purocesson registers
IR ·	16	Anstruction register	Holds instruction code
PC	10	Ruguam Counter	Holds address of instruction
TR	16	Temporary register	Holds temporary data
INPR	8	annut register	Holds Annut character
OUTR	8	output register	Holds Output character

> The negister are listed in the table together with a brief description of their junction and the number of bits that they contain. > The memory whit has a capacity of 4096 words and each word contains 16 bits. 12 bits of an instruction word are needed to specify > This leaves 3 bits for the operation part of the instruction and a bit to specify a direct or indirect address.

4) The data register (DR) holds the operand read from memory. 4) The Accumulator (AC) register is a general purpose processing

4) The instruction read from memory is placed in instruction register register

SThe temporary register (TR) is used for holding temporary data (IR.).

The memory address register (AR) has 12 bits since this is the during the processing.

of the next instruction to be read from memory after the current width of the memory address. instruction is executed. The PC goes through a courting sequence and causes the computer to read sequential instructions previously stored in memory instruction words are read and executed in sequence unless a branch instruction is encountered. > A branch instruction calls for a transfer ito a nonconsecutive

instruction in the program. > The address part of a branch instruction is transferred to PC to become the address of next instruction. To read an instruction, to become une number as the address for memory & a memory the content of PC is taken as the address for memory & a memory the content of PC is invienented by one, So it holds the need eyele is initiated. PC is invienented by one, So it holds the address of the next instruction in sequence. > Two registers are used for input and output. The input register UNPR) neretves an 8-bit cheviater from an input device. The output register LOUTR) holds an 8-bit character for an output


device.

* Common Jus system:

The basic computer has 8 registers, a memory unit and a control unit. Paths must be provided to transfer information from one register to another and between memory and registers.

The number of wires will be excessive if connections are made b/w the o/p's of each register & the i/p's of other registers. So a more efficient scheme is a common trus system which is employed in 4-bit common trus system using multiplexes & three-state buffers.

The connection of registers & memory of the baric computer to a common bus system is shown in fig. The outputs of 7 registers & memory are connected to the common bus.



The specific of that is selected for the bus lines at any given time is determined from the binary value of the selection variable 5, 5, and 50.
The number along each of shows the decimal equivalent of the required binary selection. For example, the number along the output of DR is 3.
The 16-bit o/p's of DR are placed on the bus lines when S25, S0=011.

Since the binary value of decimal 3. \rightarrow The lines of from the common bus are connected to the ip's of each register and the data ip's of memory. The particular register whose LD(load) ip is enabled receives the data from the bus during the mext clock pulse transition. \rightarrow The memory receives the contents of the bus roher its write i/p is activated. The memory receives its 16-bit Outputs onto the drus when the #p read i/p is attivated and $s_{s}s_{1}s_{0}=111$.

→ Four registers DR, AC, IR and TR, have 16 bits each. Two registers AR and PC, have 12 bits each since they hold a memory address. when the contents of AR have 12 bits each since they hold a memory address. when the contents of AR have 12 bits each since they hold a memory address. when the contents of AR have 12 bits each since they hold a memory address. when the contents of AR have 12 bits each since they hold a memory address. when the contents of AR have 12 bits each since they hold a memory address. when the contents of AR have 12 bits each since they hold a memory address. When the contents of AR have 12 bits each since they hold a memory address. When the contents of AR have 12 bits each since they hold a memory address. When the contents of AR

ave set to 05. > when AR on PC weceive information from the bus, only 12 deast significant bit are transferred into register. The input register INPR and the Output bit are transferred into register. The input register INPR and the Output register OUTR have 8 bits each and communicate with the \$8 LSB's in the bus register OUTR have 8 bits each and communicate with the bus. whereas OUTR ear > INPR is connected to growide information to the bus. whereas OUTR ear isin only receive information from the bus. This is because INPR receives a character from an ip device which is then transferred to AC. OUTR receives a character from Ac and delivers it to an op device. There is no transfer prom outre to any other registers.

→ The 16 lines of common bus receive information from 6 registers & memory unit. The bus lines are connected to ips of 6 registers & memory. Five register have 3 control ip's: LD(load), INR tincrement) and CLR (clean).

-> The invienment operation is achieved by enabling count ip of counter. 2 viegisters have only a LD input.

> The ipdata & opdata of the memory are connected to the common bus but memory address is connected to AR.

→ The 16 ilp's of AC come from an adder & logic circuit. This circuit has 3 sets of ilp's. One set of 16-bit ilp's come from olp's of AC. They are used to implement vegister microoperations such as complement AC and shift AC. → Shother set of 16-bit inputs come from an the DR. The i/ps from DR to AC are used for drithematic & logic microoperations, such as add DR to AC on AND DR to AC. The result of addition is transferred to AC and end carry-out of the addition is transferred to flip flop E.

→ A third set of 8-bit 1/p's come from input register INPR.

For example :- Consider two micro operations

DR - AC and AC DR

→ The two microoperations can be executed at the same time. This can be done by placing the content of AC on the bus, enabling the LD i/p of DR, transferring the content of DR through adder & logic circuit into AC and enabling the LD (load) i/p of AC, all during same clock cycle.
→ The 2 transfers occurs upon the arrival of the clock pulse transition

→ The 2 transfers occur upon the arrival of the clock pulse transition at the end of the clock cycle.

* Computer Anstructions:-

The basic computer has three instruction code formats shown in fig. Each format has 16 bits.

The operation code (opcode) part of the instruction contains three bits and the meaning of the remaining 13 bits depends on the operation code encountered

15 14 1211

$$I$$
 Opticle Address (opticle = 000 through 110)
(a) Memory-vieference instruction
15 1211 0
(a) Memory-vieference instruction
15 1211 0
(b) Register-vieference instruction
15 1211 0
(b) Register-vieference instruction
15 1211 0
(b) Register-vieference instruction
(b) Register-vieference instruction
(c) Anput - Output instruction
Sa: Basic. Commiter instruction format.

I memory-reference instruction uses 12 bits to specify an address and one wit to specify an address and one bit to specify the addressing mode 2.

⇒ I us equal to 0 for direct address

I=1 you indirect address.

> The register reference instructions are recognized by the operation code 111 with a 0 in leftmost bit (bit 15) of the instruction. I register reference instruction specifies an operation on or a dest of the AC register. An operand from memory is not needed; therefore, the other 12 bits are used to specify the operation or test to be executed

> In Annut-Dutput instruction does not need a reference to memory and is viecegnized by the operation code III with a I in the leftmost bit of the instruction. The memaining 12 bits are used to specify the type of input Output operation or test performed

> The type of instruction is recognized by the computer control from the 4 bits in positions 12 through 15 of the instruction. If the 3 grade bits in positions 12 through 14 are not equal to 111, the Bit is your instruction is a memory-reference type and the bit in position 15 is taken as the addressing mode I

> Af 3 bit Opcode is equal to 111, control then inspects the bit in position A bit=0 then register reference itype 15. bit=1 then Annut-Output type?

Only 3 bits of instruction are used for the opende. At seems that the \rightarrow computer is reslucted to maximum of eight distint operations.

> However, since register-reference and input-output instructions use the remaining 12 bits as part of operation code, the total no of instruction can exceed eight

> An fact, the total number of instructions chosen for the basic computer is equal to 25.

> The instructions for the computer are disted in Table. The symbol designation is a three-letter word and represents an abbreviation intended for programmers & users. The hexadecimal code is equal to the equivalent hexadecismal number of the binary code used for the instruction of the an low could ar play of 10,

By using the hexadecimal equivalent we reduce the 16 bits of an instruction code to 4 digits with each hexadecimal digit being equivalent to 4 bits.

Memory reference Anstructions:

3911,001	Heradecimal Code		Description
	<u>I=0</u>	<u> </u>	AND memory word to AC
AND ADD LDA STA BUN BSA NSZ	0 x x x 1 x x x 2 x x x 3 x x x 4 x x x 5 x x x 6 x x x	8××× 9××× A××× B××× D××× E××X	AND memory word to AC Add memory word to AC Load memory word to AC Store content of AC &n memory Branch chiconditionally Branch & save return address Increment and ship if zero
		- Anife	ACT CONTRACTOR OF THE OWNER OWNER OF THE OWNER OWNE

Register reference instructions :-

Symbol	Hessadecimal Code	Description
CLA	7800	clear AC
CLE	7400	clear E
CMA	7200 ACCRED	complement AC
CME	7100	complement E
ÇIR	7080	circulate sight AC and E
CIL	7040	circulate left AC and E
INC	9020	Increment AC
SPA	7010	skip next instruction if AC positive
SNA	7008	shop next instruction if Ac negative
SZA	7004	ship next instruction If Ac zero
SZE	7002	skip next Enstruction if EisO
HLT	7001	Halt computer

Matalitan Water to but the

Input-Output instruction:-

Symbol	Hexadecimal code	Description
INP	1 800	Annut character to AC
OUT	F400 111	Output character from AC
ski	F200 1	skep on input flag
SKO	F100	skip on output flag
ION	. 4 080	Anterrupt on
10F	F040	Interrupt Off

A memory reference instruction has an address part of 12 bits. The address part is denoted by three X's and stand for the three hexadecimal digits corresponding to the 12-bit Address.

The last bit of instruction is designated by I

when I=0, the last 4 bits of an instruction have a hexaderismal digit equivalent from 0 to 6 since the last bit is 0.

of the instruction varges from 8 to E since the last bit is 1.

* Anstruction Set completenes:-

→ d'computer should have a set of instructions so that the user can construct machine language programs to evaluate any function that is known to be computable.

→ The set of instructions are said to be complete if the complete computer includes a sufficient number of instructions in each of the fellowing categories

() duithematic, logical and shift instructions.

2 Anstructions for moving information to and from memory and process -or registers.

3 Riogram Control instruction together with instructions that check

(4) Annut and Output instructions.

> suithematic, legical and shift instructions provide computational capabilities for processing the type of data that the user may wish to employ.

The welk of the binary information in a digital computer is stored in memory, but all computations are done in processor registers. So, the user must have the capability of moving information between these two units.

Program control instructions such as branch instructions are used to change the sequence in which the program is executed.

Annut and Output instructions are needed for communication between the computer & usen.

* Timing and Control:-

The timing for all registers in the basic computer is controlled by a master clock generator.

The clock pulses are applied to all flipplops and registers in the system, including the flipplops and vegisters in the control unit.

The clock milses do not change the state of a register unless the register is enabled by a control signal.

The control signals are generated in the control unit and provide control Ip's yer the multiplexers in the common bus, control inputs in processor registers and microoperations for the accumulator.

There are two major types of control organization:

() Hardwired control

(2) Microprogrammed control.

An hardwired organization, the control Logic is implemented with gates, flipflops, decoders and other digital circuits At has advantage that it can be optimized to produce a just mode of operation.

An microprogrammed organization, the control information is stored in a control memory. The control memory is programmed to initiate the required sequence of microoperations.

A hardwired control as the name implies, requires changes in the wiring among the various components if the design has to be modified or changed. An the microprogrammed control, any required changes or modifications can be dene by updating the microprogram in central memory.




fig: Control unit of basic computer

→ The block diagram of the control wit is shown in fig. At consists of two decoders, a sequence counter and a number of control dogic gates. An instruction read from memory is placed in the instruction register (IR).

> The operation code in Lits 12 through 14 are decoded with a 3x8 decodor The eight outputs of the decoder are designated by symbols Do through D7. The subsvipted decimal number is equivalent to the binary value of the corresponding operation code. Bit 15 of the instruction is transferenced to a flipplop designated by the symbol I.


→ Bits 0 through 11 are applied to the control logic gates. The 4-bit sequence counter can count in binary from 0 through 15. The Output of counter are decoded into 16 timing signals To through T15. The sequence counter sc can be invemented or cleaved synchronously.

Most of the time, the counter is incremented to provide the sequence of timing signals out of the 4x16 decoder. Once in awhile, the counter is cleared to 0, causing the next active timing signal to be TO.

For example, consider the case where SC is incremented to provide timing signals TO, TI, T2, T3, T4 in sequence. At time T4, SC is cleared to 0, if decoder output D3 is active. This is symbolically expressed as

D3T4:5C←0

The timing diagram of figure shows the time velationship of the control signals.



to a station of purson in the sold

and by to mid the bit.

and the state of t

Sector D. A. Chapterio

to de la ligo do parte

-> The sequence counter SC responds to the positive transition of the clock. Anitially, the CLR input of sc is active. The first positive transition clock clears SC to O, which in two activates the timing signal To out of the decodor. To is active during one clock cycle. -> The getve clock transition labeled TO in the diagram will triggen only those vegisters whose control C/ps are connected to teming signal -> SC is unvienented with every positive clock unless its CLR input is active. This produces the sequence of stiming signals TO, TI, T2, T3, T4 and so en, as shown in diagram. > Af SC is not cleared, the timing signals will continue with T5, T6 upto T15 > The last 3 waveforms show how SC is cleared when D3T4 = 1.0/p D3 from the operation decoder becomes active at the end of timing signal T2. > when T4 becomes cubble, the o/p of the AND gate that implements the centrel opena' function D3T4 becomes active. The subjust of the AND gate > The signal is applied to the CLR 1/p of SC. On the next the clock transition, the counter is cleared to 0. This causes the timing signal to to become active instead of T5-that would have been active if SC were uncremented instead of dear. > A memory read or courte cycle will be initiated with the riving edge of a timing sql. At is assumed that memory cycle time is less than clock cycle time. duording to this assumption, memory read and write cycle initiated by a timing signal will be completed by the time the next cleck goes through its positive transition. > The clock transition will then be used to load the memory word into a register. An many computers, the timing relationship is not valid because the memory cycle time is usually longer than processor clock cycle. so in this case, it is necessary to provide weat yeles in the processor until the memory word is avaliable. > To fully computerand the operation of the computer, it is vulcial that

one understands the timing relationship b/w the clock transition and timig stignals. For example, the register transfer statement

To: AR < PC (specifies a transfer of the content of PC into HAR of terning signal to is active)

To is active dwing an entire clock cycle interval Dwing this time the content of pc. is placed onto the buy (with \$25,50=010) and toad (LD) input of AR is enabled. The actual transfer does not occur until the end of the clock cycle when the clock goes through a +ve transition.

The same the clock transition increments the sequence counter sc from 0000 to 0001. The next cleck cycle has Tractive and To inactive

* Anstruction cycle:-

I program resolving in the memory unit of the computer consists of a sequence of instructions. The program is executed in the computer by going through a yele for each instruction.

Each instruction yele in twin is subdivided into a sequence of subcycles or phases. In the basic computer each instruction cycle consists of following phases:

@ Fetch an instruction from memory.

2 Decode the instruction of

3) Read the effective address from memory address.

(1) Execute the instruction.

upon the exception of step 4, the control goes back to step 1) to fetch, decode and execute the next instruction. This process continues indefinitely unless a HALT instruction is encountered-

Fetch and decode :-

@ Anitially, the program counter PC is loaded with the address of the just instruction in the program.

(2) The sequence counter sc is cleared to 0 providing a decoded timing stand To. After each clock pulse, SC is incremented by one, yo that the timing stignals go through a sequence To, TI, T2 and so en.


3) The microoperations for the fetch and decode phases can be specified by the following register transfer statements

To : AR - PC

 T_{j} : IR \leftarrow M(AR), PC \leftarrow PC+1

T2: Do ---- D7 ← Decode IR (12-14), AR ← IR (0>11), I ← IR(15) (4) Since only AR is connected to the address enpuls of memory, it is necessary to transfer the address from PC to AR during the clock transition associated with timing signal To. The instruction wead from memory is then placed in the instruction wegister IR with the dock transition associated with timing signal Ti.

(5) At the same time, PC is incremented by 1 to prepare it for the address of the next instruction in the program. At time T2, the operation well in IR is decoded, the indirect bit is transferred to flip-flep I and address peut of instruction is transferred to AR.



Af SC is invernented after each clock pulse to produce the sequence To, Trand T2. fig shows how the first 2 register transfer statements are implemented in bus system.

To provele the data path for the transfer of pc to AR we must apply timing signal To to achieve the following connection :

(i) Place the content of pc onto the bus by making bus selection i/p's $S_2S_1S_0 = 010$.

③ Transfer the content of the bus to AR by enabling the LD ip of AR. The next clock transition initiates the transfer from PC to AR since To=1. An order the implement the second statement

 $T_1 \neq IR \leftarrow M[AR], PC \leftarrow PC + 1$

() Enable the read ip of memory.

2 Place the content of memory onto the bus by making \$25,50=111

3 Transfer the content of the bus to IR by enabling LD ip of IR

(Anciement PC by enabling INR 1/p of PC.

The next clock transition initiates the read & increment operations since $T_j = 1$.

> Determine the type of instruction:-

The timing signal that is active after the decoding is Tz. During the interval Tz, the control with determines the type of instruction that was just wead from memory.

The flowehart represents an initial configuration for the instruction cycle and shows how the control determines the instruction type after decoding.

Deceder Output $D_q=1$, if the operation is equal to binary $111 \cdot A_1 D_q=1$, the instruction must be an Arputor Output con register reference.

Af Dz=0, the operation code must be one of the 7 values 000 through 110 specify memory reference instruction.

The control then inspects the value of first bit of the instruction which is now available in flip-flop-I. Af Dz=0 & I=1 we have a memory reference with an indirect address.




fig:- flowehart for an instruction cycle

-> Register reference Anstructions:-

The instructions are recognized by the control when $D_q = 1$ and I = 0. These instructions use bits 0 through 11 of the instruction code to specify one of 12 instructions.

These or 12 bits are available in IR (Oto 11). They were also transferred to AR during T2

The control functions and micro operations for the register reference instructions are listed. The control function is distinguished by one of the bits in IR(0+011) By assigning the symbol "B" to bit 1' of IR, all control functions can be simply denoted by σB_i

 $D_{3}T_{3} = \Im$ (common to all register reference instructions). TR (i) = Bi (bit in IR (0-11) that specifies the operation).

	v: 5c←0	clear SC
CLA	σB _{II} : AC ← 0	clear AC
CLE	γB _{I0} : E←0	clear E
CMA	Bg: AC←AC	complement AC
CME	B: E ← EARITS	complement E
CIR	σB_{3} : Ac < sh σAC AC(15) < E E < AC(0)	Arcular sight
CIL	$rB_{c}: AC \leftarrow shLAC$ AC(0) $\leftarrow E$ E \leftarrow AC(15)	Scercular deft
INC	B5: AC* → AC+1	Ancrement AC
SPA	σB_4 : $A_1(AC(15)=0)$ then (PC \leftarrow PC+1)	skip if Positive
SNA	vBz = Af(A((15)=1) then (Pc←Pc+1)	skip ij megatlue
SZA	B2: AJ (AC=0) then (PC←PC	(+1) ship if AC zero
SZE	vB1: AJ(E=0) then (PC←P	rc+1) Skip if E zero
HLT	rBo: S←0 (Sis a start- flip-flap	

* MEMORY - REFERENCE INSTRUCTION :-

An order to specify the microoperations needed for the execution of each instruction, it is necessary that the function that they are intended to perform be defined queetisely.

Memory reference instructions can be defined quecisely by means of register transfer notation.

Symbol	Operation decoder	Symbolic description
AND ADD LDA STA BUN BSA	Do D1 D2 D3 D4 D5	AC \leftarrow AC \land M(AR] AC \leftarrow AC $+$ M(AR], E \leftarrow Cout AC \leftarrow M(AR] M[AR] \leftarrow AC PC \leftarrow AR M(AR] \leftarrow PC, PC \leftarrow AR $+1$
152	De	M(AR) ~ M(AR)+1 A M(AR)+1=0 then PC ~ PC+1

> Table lists the seven memory-reference instructions. The decoded output Di for i=0,1,2,3,4,5 and 6 from operation decodes that belongs to each instruction in table.

-> The effective address of the instruction is in address register AR and were place there during timing signal I when I=0 on during teming signal T3 when I=1. The execution of memory-reference instru -ctions starts with timing signal T4.

> The actual execution of instruction in the bus system well require sequence of microoperations. This is because data stored in memory cannot be processed directly.

> The data must be need from memory to a neglister where they can be operated on with logic circuits

AND tO AC :

This is the instruction that performs the AND logic operation on pairs of lits in AC & the memory word specified by the effective address. The vesult of the operation is transforred to AC. The microoperation that executes the instructions are

DoTA: DR M[AR] DoT5: AC ACADR, SC O

ADD to AC --

This instruction adds the contents of the memory word specified by the effective address to the value of AC. The sum transferred to AC & the output binary covery Cout is transferred to E (Extended Accumulator) Hipflop. The microoperations needed to execute this instruction are

 D_1T_4 : DR \leftarrow M[AR]

 D_1T_5 : AC \leftarrow AC + DR, E \leftarrow Cout, SC \leftarrow O.

The same timing signals T4 & T5 are used but with operation decoder of instead of Do'

3 LDA: load to AC:

This instruction transfers the memory word specified by the effective address to AC. The microoperations needed to execute this instructions are

$$D_2T_4$$
: DR \leftarrow M[AR]
 D_2T_4 : AC \leftarrow DR, SC \leftarrow O

€ STA: stone AC:-

This instruction stores the contents of AC into memory word. specified by the effective address. Since the Olp of AC is applied to the bus & the data i/p of memory is connected to the bus, we can execute this instruction with one microoperation

D3T4: M[AR] \$AC, SC € 0

5 BUN: Branch Unconditionally:-

This instruction transfers the program to the instruction Specified by the effective address. The BUN instruction allows the programmer to specify address.

an instruction out of sequence of the program branches (jumps) uncondi -tionally.


The instruction is executed with one microoperation

DyTy: PC AR, SC O

The effective address from AR is transferred through the common Jus to PC. Resulting SC to Ditransfers controls to To. (BSA: Branch & Save Return olderes:-

This instruction is useful for branching to a portion of the program called subroutine cons procedure when executed, the BSA instruction stores the address of the next instruction in sequence (PC) into a memory location specified by the effective address. The effective address + one is transferred to PC to serve as the address of the 1st instruction in the subvoitine. This operation is specified by the following instruction

M[AR] ~ PC , PC ~ AR+1



M[135]←21, PC←135+1=136.

At is not possible to perform the operation of BSA instruction in one clock yele when we use the bus system. To use the memory & bus properly, the BSA instruction must be executed with a sequence of two microoperation 54 D5T4 : M[AR] ← PC, AR (AR+1

 $D_5T_5: PC \leftarrow AR, SC \leftarrow 0$

al main on other fills of small

Timing signal T4 initiates a memory write operation, places the contents of PC into bus & enables the INR E/p of AR. The memory write operation is completed & AR is incremented by the time the next clock transition occurs. The drus is used at T5 to transfer the contents of AR to PC.

(152: Increment & skip if zero:-

This instruction increments the word specified by the effective address, and if the invienented value is equal to 0, PC is invienented by! The programmer usually slores a negative number in the memory word. As the value is zero.

At the time, PC is incremented by one in order to ship the

Since it is not possible to invienent a word inside the memory, next instruction in the program.

it is necessary to read the word into DR, increment DR and store the word back into memory. This is done by the following sequence of microoperation

 D_6T_4 : DR \leftarrow M[AR] P6T5: DR←DR+1 DGTG: M[AR] ~ DR if (DR=0) then (PC~PC+1), SC~0

* Control Flowchart:-

-> I glowchart showing all microoperations for the execution of seven monory reference instructions is shown in fig.

> The control functions are indicated on top of each box.

> The microeperations that are presponded during time =4, T5 on T6 depend on the operation code value. This is indicated in the flowchart by size deferent paths, one of which the control Jakes after the instruction is decoded.

> The sequence counter SC is cleared to 0 with the last timing signal in each case,

-> This causes a transfer of control to timing signal To to start the next instruction yele.

> The computer can be designed with a 3-bit sequence counter. The reasen for using a 4-bit counter for SC is to provide additional timing signals for other instructions that are presented in the problems section.




fig: flowchart for memory-reference instructions.

and the second of the second s

has not at a to a to a first souther show that we

inter at it I have proved at further to the restored

in many security " a star of 1 to 0 kins in the line in the

The Martin Martin

on par minimized as with

and the H. grait apparents

All share of an end of the particular

and salary first is taken

* Anput-Output and Anterrupt:-

d'computer can verve no useful purpose unles it communicater with the external environment. To demonstrate the most basic requirements for input and output communication, we can use a Keybeard and puinter. Input and output communication, we can use a Keybeard and puinter. Input and output communication, we can use a Keybeard and puinter. Input and output communication & data stored in memory unit must come from Input device. Computational result (output) must be Transmitted to the user Through some output device.

* Annut - Output Configuration :-

→ The terminal sends and receives serial information. Each quartity of information has 8 bits of an alphanumeric code.

> The serial information from the Keyboard is shifted into the input sugister INPR

> The serial information for the quarter is stored in the output register OUTR.

> The & registers communicate with a communication interface sorially and with the AC in parallel. The input-Output configuration is shown in jig. The transmitter inferface receives serial information from Keybourd and transmits it to INPR.

> The necesser interface necessispermation from OUTR and sends




fig: Anput Output configuration

-> The computer checks the flag bit, if it is 1, the information from INPR is transferred in parallel to Ac and FGI is cleared to zero. Once the glag is cleaned, new information can be shifted unto INPR by striking

> The output negister OUTR works similarly but the direction of inform -> Anitially, the output glag is set to 1. The computer checks the glag bit. - ation is vieverse. Af it is 1, the information from AC is transferred in parallel to OUTR and FGO is cleaned to zero.

> The output accepts the coded information, prints the corresponding character and when the operation is completed it sets FGO to 1. > The computer does not load a new character into OUTR when FG10 is zero, because the output device is in the process of printing the character.

* Anput - Output Anstruction ?-

> Annut-output instructions are needed for transferring information to and from AC register. for checking the flag bits and for controlling the interrupt facility.

-> Annut-Output instructions have an operation code 1111 and are recognized by the control when D_=1 and I=1. The remaining bits of the instruction specify the particular operation . It

The control junctions and microepenations for the input-output \rightarrow instructions are disted in Table

Table : Anput-Output Anstructions

July 10	Die · · · · · ·	· · · + F
$D_{q}T_{3}=P$ $IR(i)=B_{1}$	(common to all input- (bit in IR(6-11) that	Output instructions specifies the instruction]
	P: SC←0	clear SC
INP	PB1: AC(0-7) ← INPR	FGILLO Anput character
OUT	PBID: OUTR AC 10-7), FGIOKO Output character
SKI	PBq: If (FG1=1) the	n (PC (PC+1) skip on input flag
SKO	PB8: AffGO=D-then (Pc←Pc+1) Skip on Output flag
ION	PB ₇ : IEN ← I	Interrupt enable on
IOF	PB6 : IEN ← O	Interrupt enable off

→ These instructions are executed with the clock transition associated with timing signal T3. Each control function enceds a troolean selation $D_{T}T_{3}$ = which is designated by symbol P. The control function is distinguished by one of the bits in IR (6-11).

→ By assigning the symbol B; to bit I of IR, all control functions can be denoted by pB; for i=6 though 11. The sequence counter sc is cleared to 0 when $p=B_{T_3}=1$

→ The INP instruction transfers the input information from INPR into the eight low-order bits of AC and also cleaves the input glag to 0.
→ The OUT instruction transfers the eight least stignificant bits of AC into the output register OUTR and cleaves the output glag to 0.
→ The SKI and SKO check the status of the glag and causes a skip of

the instruction if the ylag is 1

> The last 2 instruction set and clear an interrupt enable flipflop IEN. * Program Anterrupt:-

→ The process of communication is just referred to a programmed control transfer. The computer Keeps checking the glag bit, and when it finds it set, it initiates on information transfer.

→ The difference of information flow-wate bliv the computer and the next of input-output device makes this type of interrupt facility. → An alternative to the programmed control procedure is to let the external device inform the computer when it is ready for transfer → an the mean time, the computer can be busy with other tasks. This type of transfer was interrupt facility.

→ While the computer is running a program it does not check the flags. However when a glag is set, the computer is momentarily interrupted from proceeding with the convent program & it is informed of the fast that a glag has been set.

> The interrupt enable flipplop IEN can be set and cleared with sinstructions.

(i) when IEN is cleaved to zero (with DOF instruction), the glags cannot interrupt the computer.

(") when IEN is set to I (with ION instruction), the computer can be interrupted.

> These instructions provide the programmer with the capability of making a decision as to whether or not to use interrupt facility

> The way the interrupt is handled by the computer can be explained by means of the glowehavit given '

→ Af IEN is 1, the control checks the glag bits of both glag bits are zero, it indicates that neither the input nor the output registers are ready to transfer information

→ In this case, control continues with next instruction cycle · Af either of the glag is set to 1 while IEN=1, the glipplop is set to 1.
→ At the end of the execute phase, control checks the value of R and if it

is equal to 1, it goes to an interrupt yele instead of instruction.





fig :- flawhart for interrupt cycle.

The interrupt cycle is a hardware implementation of a branch and same vetwern address operation

The vieturn address available in PC is stored in a specific location where it can be found later when the program returns to the instruction of which it was interrupted.

An example shows that what happens during the interrupt yele.



(a) Before Anterrupt

Anterrupt (b) difter Anterrupt Cycle big: Demonstration of interrupt cycle

Suppose that an interrupt occurs and R is set to I while the control is executing the instruction at address 255. At this time, the return address 256 is in PC.

The programmer has previously placed an input-output service program in memory starting from address 1120 and a BUN 1120 instruction at address 1.

When control reads timing signal to & find R=1, it proceeds with interrupt yele. The content of RC(256) is stored in memory location "o", pc is set to 1 & R is cleaned to 0.

At the begining of next instruction yele, the instruction that is read from memory is in address 1. Since this content is in pc.

The branch instruction at address 1 causes the program to transfer to the 1/p-olp service program at address 1120 & the next instruction is indirect memory.

So, we move to the location 0 & then we get address 256 that is the main program.

* Anterrupt lyele :-

→ The interrupt cycle is initiated after the last excerte phase if the interrupt flipplop R is equal to 1. This flipplop is set to 1 if IEN=1 and either Failor Fao are equal to 1

> This can happen with any clock transition except when timing signals To, T, er T2 are active. The condition for setting flipplop R to I can be expressed as To'T'T2'(IEN)(FGI+FGO): R - 1

> The symbol +" b/w FGI and FGO in control function designates logic OR openation. This is ANDed with IEN and TO'T'T2'

> To modify the yetch and decode phases of instruction cycle. Instead of using only timing signals To, T, , T2 we will AND the 3 timing signals with R' so that the fetch and decode phases will be recognized from the 3 control functions RTO, R'T, and R'T2

-> The neason for this is after the instruction is executed & sc is cleared to 0, the control will go to yetch phase only if R=0. Otherwise if R=1, the control will go through interrupt cycle.

> The interrupt yele stores return address into memory location 0, branches to memory Joeation ! & clears IEN, R & scto 0. This is done by the sequence of microoperations

RTO: AR + 0 , TR + PC RTI: MARI TR, PC -0 RT_2 : $PC \leftarrow PC + 1$, $I \in N \leftarrow 0$, $R \leftarrow 0$, $SC \leftarrow 0$

> During first timing signal AR is cleared too & content of PC is transferred to TR. with second timing signal, return address is stored in memory at location 0 and PC is cleared to 0. In 3rd timing signal, PC is incremented, clears IEN and R & control goes back to To by clearing SC to 0 > The beginning of next instruction cycle has the condition R'To and -the content of PC=1

> The control then goes through an instruction cycle that fetches & executes the BUN instruction in location 1.

UNIT: 2(a)

MICROPROGRAMMED CONTROL

The major junctional sperits in a digital computer are central Antroduction:processing unit (CPU), memory and Anput-Output.

The main digital handware junctional units of CPU are control

unit, ALU and memory unit. The junction of the control unit in a digital computer is to unitiate sequences of microoperations. Two methods of implementing

control unit are

4 Handwined control

> Microprogrammed control.

4 Handwined control:

when the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be hardwired.

4 Microprogrammed control :-

I centrel with whose binary control variables are stored in memory is called a microprogrammed control. > Dynamic microprogramming:

d more advanced development known as dynamic microprogramming permits a mirrepriserram to be leaded initially from an auxiliary memory such as a magnetic disk control unit that use dynamic microphogramming employ a writable control memory. This type of memory can be used you writing. > Control Memory.

control memory is the storage in the microprogrammed control unit to store the microprogram.

4 writable control memory: control storage whose contents can be modified, allow the change in microprogram cont and instruction set can be changed or modified is referred as writable control memory.

The control variables at any given time can be represented by a control word string of is and o's called a control word. > Control word:-

An computer central processing units, microoperation calso known as micro-ops of pops) are detailed low level instructions used in some designs to implement complex machine instructions. > Microoperation :-

4 computer microprogram can be translated into its binary equivalent by means of an assembler. > Microinstruction :-

4 Each line of the assembly language microprogram defines a

symbolic mimoinstruction. 4 Each symbolic microinstruction is divided into force fields:

label, microoperations, CD, BR and AD.

-> Mioro program:-

4 sequence of microinstructions constitutes a microprogram 4 Since alterations of the microprogram are not needed once the control unit is in operation, the control memory can be a Read only Memory (ROM).

4 ROM are words are made permanent diving the hardware production of the unit.

's The use of microprogram involves placing all control variables in words of ROM for use by the control unit through successive read operation.

4 The content of the word in ROM at a given address specifies a microinstruction

> Meoro code :-

Mirioinstructions can be saved by employing subvoiting that use common sections of microcode.

-for example, the sequence of microoperations needed to generate the effective address of the operand for an instruction is common to all subsectione memory reference instructions.




fig: Microprogrammed control organization.

> The control memory is assumed to be a ROM, within which all control information is permanently stored.

> The control word memory address negister specifies the address of the microinstruction and the control data negister holds the microinstruction nead from memory.

> The microoperations for the data processor. Once these operations or more microoperations for the data processor. Once these operations are excepted, the control must determine next address.

> The location of the next microinstruction may be the one next in sequence, or it may be located somewhere else in the control memory.

→ While the milerooperations are being executed, the next address is computed in the next address generator circuit and then transferred into the control address register to read the next microinstruction. → Thus a microinstruction contains bits for initialising cord initiating microoperations in the data processor sport and bits that determine the address sequence for the control memory.

→ The next address generator is sometimes called a micropuogram sequences as it determines the eddress sequence that is read from control memory.

> The main functions of a micropuogram sequencer are as follows-> It can increment the control register by 1. 4 At can load the address from the control memory to the 4 24 can transfer an external address or load an initial address to begin the start operation. > The control data register holds the present microinstruction while the next address is computed and read prom memory. The data register is sometimes called a pipeline register. > It allows the execution of the microoperations specified by the control word simultaneously with the generation of next

microinstruction

> Thes configuration requires a & phase clock, with one clock applied to the address register and other to the data register. > The main advantage of the micro programmed control is the fact that once the handware configuration is established; there should be no need for further handware or writing changes. > A we want to establish a different control sequence for the system, all we need to do is specify a different set of mécroenstructions for control memory.

e de la contra de la composición de la

* Address Sequencing:-

> Microinstructions are stored in control memory in groups, with each group specifies a nortine. The hardware that controls the address sequencing of the control memory and must be able of sequencing the microinstruction with a voutine and be able to branch from one voltine to another.

> An unitial address is loaded into the control address register (CAR) when power is twined on. This unitial address is the address of the first microinstruction that activates the yetch nortine. After the end of fetch nortine, the instruction is in the instruction register of the computer .

> The control memory must go ilrough the vouline that determines the EA of the operand. After computing the effective address the address of the operand is available in the memory address register.

> The next step is to generate the microoperations that execute the instruction yetched from memory. The murpoperation steps to be generated in processor registers depend upon the operation code part of instruction

> Each instruction has its own microprogram voitine stored in a given location of the control memory.

-> The transformation from the instruction code bits to an address in the control memory where the nortine is located is called as Mapping.

-> offer the exception of the instruction control must return to the Jetch routine.

> Address Sequencing Capabilities :-


(Anviennenting of the control address register.

@ Unionditional branch or conditional branch, depending on status bit conditions -

3 Mapping process Wits of the instruction address for control memory).

@ A facility for subsoutine return.

The below figure shows a block diagram of a control oord memory and the associated hardware needed for selecting the next microinstruction address.



big: Selection of address for control memory.

The microinstruction in control memory contains a set of lits to initiate microoperations in computer registers and other bits to specify the method by which the next address is obtained.

Mécroprograms that employ subroutines will require an external register for storing the return address. Return address cannot be stored in ROM.

In the figure, 4 different paths from which the control address regiter

CCAR) viewerves the address. > The inviennenter inviennents the control viegister address viegister by one, to select the neset microinstruction in

Sequence. > Branching is achieved by specifying the branch address in one

of the yields of the microenstruction. > conditional branching is obtained by using part of the uns microinstruction to select a specific status bit in order to determine its condition.

→ de external address is transferred into control roord memory via a mapping logic circuit.

4 The vieturen address for a subroutine is stored in a special register that value is used when the microprogram wish to return from the subroutine.

* Conditional Branching :-

→ Conditional Uranching is obtained by using part of the miero -instruction to select a specific status bit in order to determine its condition.

→ The status conditions are special bits in the system that provide parameter information such as the carry-out of an adder, the sign bit of a number, the mode bits of an instruction and Ho status conditions.

> The status bits, together with the field in the microcontroller that specifies a branch address, control the branch logic.

> The branch logic tests the condition, of met then branches, otherwise increments the CAR.

→ if there are 8 status bit conditions, then 3 bits in the microinstruction are used to specify the condition and prioride the selection variables for the multiplexer. > For unconditional Irranching, five the value of one status bit to be one load the branch address from control memory into the CAR. * Mapping of Instruction :-

→ A spectal type of branch exists when a microinstruction specifies a branch to the first word in control memory where a microprogram vortine is located

> The status bits for this type of branch are the bits in the guide. > Issume an opende of 4 bits and a control memory of 128 docations.

The mapping process converts the 4-bit opende to a 7-bit address for control memory shown in below figure. Opende

computer instruction 1011 Address


mapping lits 0 x x x × 00

Microinstruction address 0101100


fig: Mapping from instruction code to microinstruction address.

→ Mapping consists of placing a 0 in the most significant bit of the address, transferring the your operation code lits, and clearing the & least significant bits of the control address register.

→ With the help of this process, a mive-program will be provided to each computer instruction. The microprogram contains the apacity of your microoperations. If less than 4 microinstructions are used by the volutine, the location of unused memory can be used for other routines. Af more than 4 microinstructions are used by the routine, it will use the addresses 1000000 through 1111111.



These concept can be extended to a more general mapping rule with the help of PLD or ROM!



The above image shows the mapping of address of mivioinstruct ton from the OP-code of an instruction. An the execution program, this microinstruction is the starting microinstruction.

> Subvoitines are programs that are used by other norting * Subsoutines:to accomplish a particular task and can be called from any point

within the main body of the microprogram. > truequently main microprograms contains identical section of code.

-> Microinstructions can be saved by employing subvoitines that use common sections of microcode.

-> Micropuograms that use subroutines must have a provision for storing the victure address during a subvoitine call and restoring the address during the subvoitine veture.

> & subvortine negister is used as the source & destination per the addresses.

* Mirio Program Example :-

Once the configuration of a computer and its microprogrammed control unit is established, the designer's task is to generate the microcode yor the control memory.

This code generation is called microprogramming and is a process similar to conventional machine language programming. * computer configuration :-

-> At consists of two memory units : a

14 A main memory for storing instructions and data.

4 of control memory for storing the movepuogram.

> Four registers are associated with the processor unit and two with the control unit.

1>The processor registers are PC, AR, DR and AC.


> The control unit has control address register (CAR) and subroutine register SBR.

ATThe itersper of information among registers in the processor is through Multiplexers rather than a bus.

>DR can receive information from AC, PC or memory AR can receive information from PC or DR. PC can receive information only from AR. Information from PC or DR. PC can receive information only from AR. > The withematic, logic and shift unit performs microperations with data > The withematic, logic and shift unit performs microperations with data your Ac and DR and places the result in AC. Note that memory receives

its address from AR. Is and data view to memory come from DR, and data read from Is sopre data view AR.

memory can go only from AR.



big: computer Mardware configuration

Microinstruction format:-> The computer instruction format has three fields: > de 1-bit field for indirect addressing symbolized by I. > de 4-bit operation code (op-code) > de 11-bit address field.

15	14	11/0	0
I	opcode	Addre	м

(a) Instruction format

Symbol Opende CORE		Description
ADD	0000	AC AC+M(EA)
BRANCH 0001		Af (AC<0) then (PC = EA)
STORE	0100	M[EA] - AC
EXCHANGE	0011	$AC \leftarrow M(EA), M(EA) \leftarrow AC$

EA is Effective address

(b) Four computer Instructions

> The Add ADD instruction adds the content of the operand found in the effective address to the content of AC.

> The BRANCH instruction causes a branch to the effective address if the operand in AC is negative. The program proceeds with the mext consecutive instruction if AC is not negative. The AC is negative if its sign bit is a 1.

> The STORE instruction transfers the content of AC into the memory word specified by the effective address.

The EXCHANGE instruction swaps the data between AC & the memory word specified by the effective address

> The microinstruction format for the control memory is shown in the below figure.

3	3	3	2	2	7
F1	F2	F3	CD	BR	AD

> The microinstruction format is composed of 20 lits with four parts to

4 Three fields 71, F2, and F3 specify microoperations for the computer. 4 The CD field selects status bit conditions (2 bits)

4 The BR field specifies the type of branch to be used (26its)

13 The AD yield contains a branch address (7 bits)

Such of the 3 microoperation fields can specify one of -1 possibilities
No more than three microoperations can be chosen for a microintruition
Af yewer than three are needed, the code 000=NOP.

> The three lits in each field are encoded to specify 4 distinct merooperations listed in below table.

		Contraction of the	-7 1			
FI.	meuroperation	Symbol	15	+72	mivropperation	symbol
000	None	NOP		000	None	NOP
001	ACK ACTOR	ADD		001	AC-AC-DR	SUB
010	ACto	CLRAC	R	010	ACK-ACVDR	OR
011	ACK-AC+1	INCAC		011	ACK-ACADR.	AND
100	ACK-DR	DRTAC		100	DR -M(AR)	READ
101	AR - DR (0-10)	DRTAR		101	DR CAC	ACTOR
110	ARK-PC	PCTAR		100	$DR \leftarrow DR + I$	INCOR
111	M(AR)←DR	WRITE		111	DR LO-10) ~ PC	PCTDR

- F 3	Microoperation	symbol
000	None	NOP
001	AC ← AC ⊕ DR	XOR
010	AC+ AC	COM
011	AC-shLAC	SHL
100 .	ACtshrac	SHR
101	PC + PC+1	INCPC
110	PC ~ AR	ARTPC
111	Reserved	

> -Five letters to specify a transfer-type microoperation.

4 First & designate the source register

4 Third is T

4 Last two designate the destination register

ACEDR FI=100 = DRTAC

> The Condition field (co) is two bits to specify 4 status bit conditions shown below.

CD	Condition	symbol	comments
00	Always=1	ACCRED	Unionditional branch
01	DR(15)	I	Andirect address bit
10	AC (15)	R S S	sign bit of AC
11	ACto	Z	zeus value in AC.

-> The branch field (BR) consists of two bits and is used with the address field to choose the address of the next microinstruction.

BR	Symbol	Tunction
00	JMP	CAR < AD if condition=1 CAR < CAR +1 if condition=0 > CAR < AD, SBR < CAR +1 if condition=1 CAR < CAR +1 if condition=0
01	CALL	> CAR < AD, SBR <- CAR+1 if condition=1
10	· RET	CAR + CAR+1 11 condition = 0
11	MAP	> CAR \leftarrow SBR (wetworn from subvoitine) > CAR(2-5) \leftarrow DR(11-14), CAR(0,1,6) \leftarrow 0

Symbolic microinstruction -

→ Each line of an assembly language microprogram defones a symbolic microinstruction and is divided into 5 parts:

The label field may be empty or it may specify a symbolic address. Terminate to with a colon (:).

The microoperations field consists of 1-3 symbols, seperated by commas; Only one symbol from each field. Af NOP, then translated to 9 zeros.

3) The condition field specifies one of the four conditions.

(2) The branch field has one of the four branch symbols

(5) The address field has three formats.

(a) & symbolic address - must also be a label.

(b) The symbol NEXT to designate the next address in sequence. (c) Empty if the branch field is RET or MAP and is converted to 7 zeros.

-> The symbol ORG defines the first address of a microprogram

> ORGI 64 - places first microinstruction at control memory 10 00000

Fetch Routine :-

> The control memory has 128 words and a each word contains 20 bits To missioprogram the control memory, it is necessary to determine the bit values of each of the 128 words.

> The first 64 words are to be occupied by noutines for the 16 instructions. The last 64 words may be used for any other purpose > I convenient starting location for the yetch routine is address 64.

> The microinstructions needed for the fetch voltime are

AR <- K

 $DR \leftarrow M(AR), PC \leftarrow PC+1$

AR←DR (0-10), CAR (2-5) ← DR (11-14), CAR (0,1,6) ← 0

→ The address of the instruction is transferred from PC to AR and the instruction is then read from memory into DR. Since no instru -ction is available, the instruction code remains DR.

→ The address part is transferred to AR and then control is transferred to one of the 16 nontines by mapping the operation code part of the instruction from DR into CAR. → The fetch voltine needs three meroinstructions which are

placed in the control memory at address 64,65 & 66.

ORGI 64			
FETCH: PCTAR	RU	JMP	NEXT
READ, INCPC	υ	JMP	NEXT
DRTAR	υ	JMP	

→ The translation of the symbolic microprogram to binary product the following microprogram. The bit values are obtained from table of binary code of microinstruction fields.

V						
Benavy Address	FIQ	F2	F3	CD	DR	AD
1000000	110	0000	R 000	000	00	1000000
1000001	000	100	101	00	00	1000000
1000 010	101	000	000	00	JII'M	0000000

> The three mirroinstructions that constitute the fetch rottine have been listen in three different representations.

> The register transfer representation shows the internal register transfer operations that each microinstruction implements

-> The symbolic representation is useful for writing microprograms in an ousembly language format.

> The binary representation is the actual internal content that must be stored in control memory.

→ It is customary to write microprograms in symbolic form & then use an assembler program to obtain a translation to benary.

Symbolic Morroprogram:

· U

→ The execution of the third microinstruction (MAP) in the fetch vociline we sults in a branch to address D××××× 00, where ×××× are the 4 bits of the operation code.

→ An each visiting we must provide microinstructions for evaluating the effective address and you exceeding the instruction. The individent address made is associated with all memory vieference instructions.
→ Saving the number of control memory words may be achieved if the microinstructions for the individent address are stored as a subvortine.

> This subvoitine symbolised by INDRCT is located sight after the jetch solutione is shown in table. The table also shows the symbolic microprogram for the jetch scoutine and the microins truction solutions that executes your computer instructions

> To see how the transfer & vieturn from the indivient subroutine occurs, assume that the MAP metricinstruction at the end of the getch violitine caused a branch to address 0, where the ADD violitine is stored.

. . .

The INDRCT subjustine has 2 microinstructions

INDRCT: READ U JMP NEXT

Label	mouroperations	mivroprogr CP	BR	AD	
ADD:	ORGI O NOP READ ADD	τ υ υ	CALL JMP 91XTC	INDRCT NEXT FETCH	
BRANCH: OVER:	ORGI 4 NOP NOP NOP ARTPC	S U I U	JMP JMP CALL JMP	OVER FETCH INDRCT FETCH	
STORES	ORGI 8 NOP A CT DR WRITE	Τ U U	CALL PMTC PMTC	INDRCT NEXT FETCH	
EXCHANGE :	ORG 12 NOP READ ACTDR, DRTAC WRITE		CALL JMP JMP	NDRCT NEXT NEXT	
FETCH ;	ORGI 64 PCTAR READ, INCPC	RUS	9ME 9ML 9ML	FETCH NEXT NEXT	
IN DRCT :	DRTAR READ DRTAR	ບ ບ ບ	TMAP JMP RET	NEXT	

→ The Execution of the ADD instruction is carried out by the microinstruction at address 1 and 2. The first instruction reads an operand from memory into DR. The second microinstruction performs an add microoperation with the context of DR&AC & then jumps back to beginning of yetch routine.

back to beginning of year mutual \rightarrow The BRANCH instruction should cause abranch to the effective address if AC<0. A<0 if its sign is -ve which is detected from address if AC<0. A<0 if its sign is -ve which is detected from status bit S being 1. The branch in table starts by checking the status bit S being 1. The branch occurs & noset microinstruction causes value of S. Af S=0 no branch occurs & noset microinstruction causes a jump back to the yetch woutine without altering the content of Pc. Af S=1, the first IMP microinstruction transfers control to

location over, → The microinstruction at this address docation calls the INDRCT subroutine if I=1. The effective address is then transferred from AR AR to PC & program jumps back to yetch woutine. → The STORE woutine again uses the INDRCT subroutine of I=1 The content of AC is transferred to DR. At memory write operation The content of AC is transferred to DR. At memory write operation is initiated to store the content of DR in a location specified

by the EA MINN. The EXCHANGE woulding weads operand from EA & places it in DR. The contents of DR & AC are interchanged in 3rd microoperation. The contents of DR & AC are interchanged in 3rd microoperation. This is possible when wegistered are of edge buggered type. The original content of AC that is now stored back in memory.

A Benary miluopuoguan:-

→ The symbolic morphogram is a convenient your you writing microphograms in a way that people can read and understand. But this is not the way that the microprogram is stored in memory.

> The symbolic microprogram muit be translated to binary either by means of an assembler program or by the user if the microprogram is simple enough as in this example The equivalent binary form of the microprogram is listed in Table.

Table: B	tnavy	Meuroprogram	n yon	contre	el unen	rory		a 1 3
Micro	A	Iddress	1		Benary	y Mici	roensti	rueton
Routine	Deci	mal Binary	FI	F2	F3	CD	BR	AD
ADD	0	0000000	000	000	000	01	01	11000011
	1	1000000	000	100	0.00	00	00	0000010
4	2	0100000	001	000	000	00	00	100000
the scale	3	0000011	000	000	000	00	00	000000
BRANCH	<u></u> ч	0000100	000	000	000	10	00	0000010
	5	0000101	000	000	000	00	00	1000000
1 . de	6	011000	000	000	000	01	01	1000011
	=	0000111	000	000	110	DO	00	1000000
STORE	8	0001000	000	000	000	01	01	11000011
	q	0001001	000	101	000	00	00	0001010
	10	0001010	111	000	000	DO	00	1000000
	11	101000	000	000	000	00	00	1000000
EXCHANGE	12	001100	000	000	000	01	01	1000011
Exclusion	13	0001101	001	000	000	00	00	0001110
	14	0001110	100	101	000	00	00	0001111
	15	0001111	रोग	000	000	00	00	1000000
FETCH	64	100 000	110	000	000	00	00	100000
TEICI	65	1000001	000	100	101	00	00	100001
	66	1000010	101	000	000	00	- 11	0000000
NDRCT	67	11000011	000	100	000	00		1000100
12	68	1000 100	101	000	000	00		000 000

> The binary microprogram disted in table above specifies the word content of the control memory. When a ROM is used for the control memory, the microprogram binary dist provides the truth table for fabricating the unit.

> Fabrication is a hardware process & consists of creating a mask you the ROM so as to produce o's & i's you each word. -> The bits of ROM are fixed once the internal links are fused during the Havedware production.

> 1 a vouitable control memory is employed, the ROM is replaced by a RAM. The advantage of employing a RAM for the control memory is that the microprogram can be altered by writing new pattern of ds bis without viesorting the houdware procedures -> & wuitable control memory posses the glessibility of choosing the

instruction set of a computer dynamically by changing the microprogram

under persers control. -> However most microprogrammed systems use a ROM for the control memory because it is cheaper & yaster than a RAM & also to quevent the occasional user from changing the architecture of system.

Defferences between Hardwered Control & Murophogrammed Control Unit

Handwired Control	Microprogrammed control
(Hardwired control unit generates the control signals meeded you the processor using logic circuits	(i) Microprogrammed control unit generates the control signals with the help of
processor using logic circuits	miluro instructions stored in control
3) Hardwired control unit is faster	@ This is slower than the other
when compared to microprogramed	as microinstructions are used
control unit as the sequered	for generating -stegnals here.
the help of hardwares.	
3 Difficult to medify as the	3 Easy to modify as the modification need to be done only at the
control signals that meed to be	meed to be done only at the
generated are havdwired	instruction level.
More costlier as everything	1 Less costlier than havedwired control
has to be mealized in terms of	as only microinstructions are used for generating control signals.
logic gates	generating control signals.

3 At cannot handle complex 3 It can handle complexe instructions as the circuit design instructions for et becomes complex. (Only limited no. of instructions (E) control signals for many instructions can be generated. are used due to hardware implementation . Dused in computer that makes (Used in computer that makes use of vieduced Anstruction set use of complex "instruction set" computers (RISC) computers (CISC).

U

* DESIGN OF CONTROL UNIT:-

-> The microinstruction format usually divided into yields, each yield provides control bits to initiate microperations in the system, special dits to specify the way the next address to be evaluated and an address field for branching.

→ The method of quouping mitually exclusive variables into fields and encoding the KbEts in each fields to provide 2^K microoperations is used to reduce the no. of control bits that initiate microoperations. Each field requires a decoder to produce the corresponding control signals. → This method has an advantage of reducing the size of the micro -instruction bits with the following drawbacks:

> At requires additional hardware external to the control memory. > Anneases the delay time of the control signals because they must propagate through the decoding circuits.

> The encoding of control bits was demonstrated in the programming example of the preceding section.

→ The 9 bits of the microoperation field are divided into 3 subfields of 3 bits each.

-> The control memory output of each subfield must be decoded to provide the distinct microoperations.

> The outputs of the decoders are connected to the appropriate inputs in the processor unit.

> The following figure shows the three 3x8 decoders. Each decoder is used to decode onefield of the meucinstruction, presently available in the output of control memory to provide eight outputs. > Each of the output must be connected to proper corcuit to initiate corresponding merooperations.




fig: Decoding of microoperation fields

> For 'example

4 when FI=101 (blowy 5), the next pulse transition transfers the content of DR (0-10) to AR.

> Stmilarly when FI=110(bloany 6) there is a transfer from PC took (symbolized by PCTAR). + 1 +

4 As shown in figure, outputs 5 and 6 of decoder F1 are connected to the load ifp of AR so that when either one of these outputs is active. information from the multiplexers is transferred to AR.

is active and from PC when output 5 is inactive.

> The transfer into AR occurs with the clock transition only when Output 5 or Output 6 of the decoder is active

-> For the Arithmatic logic shift wit, the control signals are instead of coming from the logical gates Now these inputs will now come from the outputs of AND, ADD and DRTAC. respectively. The other 0/p of decoders that are associated with AC operation must also be connected to druithematic logic shift unit.

-> The basic components of microprogrammed control unit are * Microprogram Sequencer:-

> The control unit

> The circuits that select the next address. -> The address selection part is called a microprogram sequencer. > d'microprogram sequencer can be constructed with digital functions > The purpose of microprogram sequences is to presend on address to the control memory so that a microinstruction may be read and > The next-address logic of the sequencer determines the specific address source to be loaded into the control-address register (CAR). > The choice of the address source is quicked by the next-address information bits that the sequencer receives from the present microinstruction.

> The internal structure of a typical microprogram sequences show a particular unit that is suitable for use in the microprogram computer example.

> The block diagram of the microprogram sequences is shown in the figure.

> The control memory is included in the diagram to show the interaction between the sequences and memory attached to it.

There are two multiplexers in the circuit.

4) The first multiplexer selects an address from one of four yources and vottes it into control address register CAR. 4) The second multiplexer tests the value of a selected status bit and the result of the test is applied to an input logic circuit.




fig :- Microprogram sequences for a control memory

> The output from CAR provides the address for control memory. > The content of CAR is inviencented and applied to one of the multiplexen inputs and to the subroutine register SBR.

The other three inputs to multiplexer come from

13 The address yield of the present microintruction

4 From the out of SBR

4 From an external source that maps the instruction

> The co (condition) field of the microinstruction selects one of the status bits in the second multiplexer. \rightarrow Af the bit selected is equal to 1, the Traviable is equal to 1; otherwise > The T value together with two bits from the BR (branch) field goes > The input dogic in a particular sequencer will determine the to an input logic circuit. type of operations that are available in the unit. > The input logic circuit in othe figure has three inputs to, I and -> Variables So and SI select one of the source addresses for CAR. T and three outputs So, S1 and L. Variable Lenables the load ip o in SBR. > The binary values of the relection variables determine the path in

the multiplexer.

> For example, with 5,50=10 multiplexer input number 2 is selected & establishes transfer path from SBR to CAR.

The truth table from the input logic circuit is shown in Table below.

B	R	Ar	quit	an an	MU	the second se	Load SBR
Bi	old	I	To	T	acs	So	L
0	0	0	0	0	0	0	0
0	0	0	0	1	O		0
0	1	0	Ĩ	0	0	0	0
0	1	0	L	1	0	1	1
1	0	1	0	x	1	0	0
I	Î	I T	l	X	1	1	0

Annuts If and Io are identical to the bit values in the BR yield. The lits values for S, and So are determined from the stated function and the path in the multiplexer that establishes the required transfer The subvortine register is loaded with the inverented value of CAR during a call microinstruction (DR=01) provided that the status bit condition is satisfied (T=1).

The truth table can be used to obtain the essimplified boolean junctions for the input logic circuit:

 $S_{1} = I_{1}$ $S_{0} = I_{1}I_{0} + I_{1}'T$ $L = I_{1}'TI_{0}.$

UNIT-2(b)

PROCESSING UNIT CENTRAL

Antroduction :-

> The part of the computer that performs the bulk of data-processing operations is called central processing unit and is referred to as CPU. > The CPU is made up of three major parts as shown in fig.

101. 1




fig: Major Components of CPU

(i) The register set stores initermediate data used during the execution of instructions.

(li) The cuithematic logic unit (ALU) performs the required microoperations you executing the instructions

(iii) The control wit supervises the transfer of information among the registers and instructs the ALU as to which operation to perform.


> The CPU performs a variety of punctions dictated by the type of instructions that are incorporated in the computer.

> computer duchitecture is defined as the structure and behaviour as seen by user is this includes the instruction formats, addressing modes, the instruction set and the general organization of the CPU registers. * Gieneral Register Organization :-

> Memory locations are needed for storing pointers, counters, return addresses, temporary results and partial products during multiplication. > Having to vefer to memory locations for such applications is time consuming because memory access is the most time consuming, operation in a computer.

> At is more convenient & more efficient to store these intermediate values in processor registers.

→ when a large no. of viegisters are included in the CPU. It is most efficient to connect them through a common bus system. The registers communicate with each other not only for direct data transfers, but also while performing various microoperations.
> Hence it is necessary to provide a common unit that can perform all the arithmatic, dogic and shift microoperations in the processor.



→The Output of each negister is connected to & multiplexers (MUX) to yorm the two buses A and B.
>The selection lines in each multiplexer select one negister or the input data for the particular bus.

> The A and B buses form the inputs to a common anothernatic logic unit (ALU).

> The operation selected in ALU determines the ownthematic Or logic microoperation i.e., to be performed.

> The vesult of microoperation is available for 0/p data & also goes into i/p's of all vegisters.

> The viegister viece ver the information from the op bus is relected by a decoder.

> The decoder activates one of the negister load up's, thus providing a transfer path b/w the data in the o/p bus and the i/p's of the selected destination negister.

→ The control unit that operates the CPU bus system directs the information flow through the registers & ALU by selecting various components in the system.

→ -For example, to yerform R1 ← R2+R3.

The control must perform binary selection variables to the following selector inputs

(i) MUXA selector (SELA): to place the content of R2 into bus A.

(ii) MUXB selector (SELB): to place the content of R3 into bus B.

(iii) ALU operation selector (OPR): to provide the authematic addition

A+B

(iv) Deceder destination Selector (SELD): to transfer the content of the Output bus into R1.

> The 4 control selection variables are generated in control unit & must be available at the beginning of a clock cycle. The data regular from 2 source registers propagate through the gates in multiplexers & ALU, to the ofp bus & into ip's of destination register, all during the clock cycle interval. → Then, the next clock transition occurs, the binary information from the output bus is transferred into R1.

> To achieve, a fast mesponse time, the ALU is constructed with high speed circuits.

★ Control Word: → There are 14 binary selection inputs in the unit and their combined value specifies a control word. The 14 bit control word is

defined in figlb. -> At has your fields. Three fields contain 3 bits each and One field has

⇒ 36its of SELA: select a source register for the A input of ALU

⇒ 3 bits of SELB: select a register for the Brinput of ALU
⇒ 3 bits of SELD: select a destination register using decoder & its 7 load

ofp's. ⇒ 5 bits of OPR : select one of the operations in the ALU. → The 14 bits control word when applied to the instruction selection inputs specify a particular microoperation. The encoding of the register selection is specified in following table 1.

Binary	SELA	SELB	SELD
code		FGR 1 Mills	DE ANIA
000	Anput	Anput	None
001	RI	R	RI
010	R2	R2	R2
011	R3	R3	R3
100	R4	R4.	R4
101	R ₅	Rg	R5
110	R6	RG	RG
11 1	Ra	Ra	R _H

1. A. 1. A.

🚽 Dian 🏝 dia

Table 1 Encoding of register relection fields

> The 3-bit binary code listed in 1st column of the table specify the binary code for each of the 3 fields.

→ The negister selected by fields SELA, SELB and SELD is the enerohove decimal number is equivalent to the binary number in the code. → when SELA OF SELB is 000, the corresponding multiplexor selects the external input data.

→ When SELD=000, no destination register is relected but the contents of the output bus are available in the external output. The ALU provides arithematic & logic what operations.

→ In addition, the CPU must provide shift operations. The shifter may be placed in the ip of the ALU to provide a preshift capability or at the output of ALU to provide postshift capability. In some cases, the shift operations are included with ALU.

> The junction table for this ALU is listed in table 2.

Operation	. Symbol
TransferA	TSFA
Ancrement A	INCA COLI
Add A+B	ADD
Subtract A-B	SUB
Decrement A	DECA
AND A and B	AND
OR A and B	OR
XOR A and B	XOR
complement A	COMA .
shift reght A	SHRA
shift left A	SHLA
	Transfer A Increment A Add A+B Subtrat A-B Decrement A Decrement A AND A and B OR A and B XOR A and B Complement A Shift right A

Table 2 Encoding of ALU operations

Examples of Microoperations:-

> For Example, the subtract microoperation given by the statement $R_1 \leftarrow R_2 - R_3$

where, R2 for the A t/p of the ALU

R3 for the B i/p of the ALU

R, for the destination register & an ALU operation to subtract A-B

> The control word specifies 4 yields & corresponding binary value for each field is obtained from encoding listed tables (& 2) > The binary control word for subtract mecrooperation is

010 011 001 00101 and is obtained as follows

Field	SELA	SELB	SELD,	OPR
symbol .	R2 8	R3	RI	SUB
control word	010	011	001	00101

-> since the increment & transfer microoperations donot use the Bip of ALU

Table 3 Examples of MEurooperations for the CPU

Microoperation .	Syr	nbolic D	esignatio	n /	control Wa	d
NILD CEOPCICICION,	SELA	SELB	SELD	OPR	10100	
$R_1 \leftarrow R_2 - R_3$	R ₂	R3	RIC	SUB	010 011 00	10100 1
$R_4 \leftarrow R_4 \lor R_5$	R4	RS	R ₄	OR	100 101 100	01010
$R_6 \leftarrow R_6 + 1$	R ₆	- é	R ₆	INCA	110 000 110	00001
$R_{7} \leftarrow R_{1}$	Ry	ť – d	R ₇	TSFA	001 000 111	00000
Output < R2	R2	- //	None	TSFA	010 000 00	0 0 0 0 0 0
Output + Anput	Anput	_ A	None	TSFA	000 000 000	00000 00
R ₄ ← shl R ₄	R ₄	-	R ₄	SHLA	100 000 100	00011
R5←0	R ₅	R_5	R ₅	XOR	101 101 10	01100

→ A register can be cleared to 0 with an Exclusive OR operation · X⊕X=0 → The most efficient very to generate control words with a large no

of bits is to store them in a memory unit. → A memory unit that stores control words is vieferred as control memory.

→ By vieading consecutive control words from memory, it is possible to initiate the desired sequence of microoperations for the CPU. This type of control is referred as microprogrammed control. * Anstruction Formats:-

→ A computer will usually have a variety of instruction lode formats. At is the function of the control unit within the CPU to interpret each instruction code and provide the necessary control functions needed to process the instruction.

PUBLES are unsumment.
→ The format of an instruction is usually depicted in a vietangular box symbolizing the bits of the instruction as they appear in memory box symbolizing the bits of the instruction are divided words or in a control viegister. The bits of the instruction are divided into groups called yields. The most common fields yound in instruction instruction for an instruction.

In operation code field that specifies the operation to be performed.
 An address field that designates a memory address or a processor

address is determined,

> The operation code yield of an instruction is a group of bits that define various processon operations such as add, subtract, complement and shift. The sits that define the mode field of an instruction code specify a variety of atternatives for choosing the operands from the given address

> Operation specified by computer instructions are executed on some data stored in memory or processon registers, Operands residing in processon registers are specified with a register address. → Computers may have instructions of several different lengths containing varying number of addresses. The number of address fields, in the instruction yournat of a computer depends on internal organization of its pregisters. Most computers yall into one of three types of CPU organization:

(1) single accumulator organization

- (2) General register organization
- (3) stack organization.

 \rightarrow An example of an accumulator type organization is the basic computer where all operations performed with an implied accumulator register

ADD X

where X is address of operand. The ADD instruction in this case results in operation $AC \leftarrow AC + M[AC]$

where AC -> accumulator register

M(X)→ symbolizes memory word located at address X. → An example of a general vegister type of organization where the instruction format of computer needs 3 register address fields:

ADD RI, R2, R3

to denote the operation Ry <- Rat R3.

General register lype computers employ two or three address fields in their instruction format. Each address field mery specify processor register or a memory word ADD R1, X

An instruction symbolized would specify the operation $R_1 \leftarrow R_1 + M(X)$. where R_1 is vegister & # other for memory address X.

→ Computers with stack organization would have PUSH and POP instructions which require address field

PUSH X

Thus the instruction will push the word at address & to top of the stack,

> To illustrate the influence of number of addresses on computer programs, we will evaluate arithematic statement using zero, one, two or three address instructions

X = (A+B) * (C+D)

-> The symboli ADD, SUB, MUL, DIV are used to denote dulthematic operations, MOV you transfer type operation and LOAD & STORE for transfer to and from momony and AC register. 345 Brid a 144 * Three dedress Anstructions:-

computer with three-address instruction formats can use each address field to specify either a processor register or an memory word. -> The program in assembly language that evaluates

X = (A+B) * (C+D)

is shown below together with comments that explain the register transfer operation of Each unstruction.

ADD	<mark>к, А,</mark> В	$R_{I} \leftarrow M[A] + M[B]$
	R_2 , C, D	$R_2 \leftarrow M[C] + M[D]$
MUL	X_{1}, R_{1}, R_{2}	$M[x] \leftarrow R_1 * R_2$

At is assumed that the computer has 2 processor registers R, and R2 The symbol M(A) denotes the opencind at memory address symbolized by

-> The advantage of three address you mat is that it vesults in short programs when evaluating arithematic expressions.

> The disadvantage is that the binary coded instructions require too many bits to specify three-addresses.

* Two Address Anstructions:-

> Two-address instructions are the most common in commercial computers. Here each address field can specify either a processor register or a memory word.

> The program to Evaluate X= (AtB)* (C+D) is as follows:

MOV	R _I , A	$R_1 \leftarrow M(A)$	
ADD	R _D B	$R_{I} \leftarrow R_{I} + M(B)$	
MOV	R_2, C	$R_2 \leftarrow M[C]$	
ADD	R_2, D	$R_2 \leftarrow R_2 + M(D)$	1
MUL	R_1, R_2	$R_1 \leftarrow R_1 \ast R_2$	٦,
MOV	₩,RI	$M[x] \leftarrow R_1$	

> The MOV instruction moves or transfers the operands to and from memory and processor registers.

> The just symbol disted in an instruction is assumed to be both source & destination where the nexult of the operation is transferred. * One-Address Anstructions:-

> One-Address Antructions use an implied accumulator (AC) vegister

⇒ For multiplication and division there is a need for second vegister. However here we will neglect second vegister and assume that the AC contains the vesult of all operations.

N INT

- he she was a new set if you

The is the H.

VINPALIANO IN

A the thirty of the

alter in his starting - ig

		and the second state of th
LOAD	A	AC←M(A)
ADD	B	$AC \leftarrow AC + M(B)$
STORE	T	M[T] ← AC
LOAD	С	$AC \leftarrow M(c)$
ADD	D	AC + AC+M[0]
MUL	TACHT	AC AC * M(T)
STORE	×	M(x) ← AC.

CHARLES AND

> All operations are done b/w the AC viegister & memory operand. T is the address of temporary memory location required for storing the intermediate result.

and the set to as a short of the set of the

the first terms in the start of the start was not been been

* Zero- stadues Anstructions:-

A stark organized computer does not use an address field for the instructions ADD and MUL. The PUSH and POP instructions, however need an address field to specify the operand that communicates with the stack. X = (A+B) * (C+D (TOS stands for top of stack).

PUSH	A	TOS < A
PUSH	B	TOS← B
ADD	1 (977-1 1351)	TOS← (A+B)
PUSH	С	TOS ~ C
PUSH	D	TOS D
ADD	1.1	$TOS \leftarrow (C+D)$
MUL		$Tos \leftarrow (c+d)*(A+B)$
POP	×	M[x] + TOS

The name "zero address" is given to this type of computer because of absence of address field in computational instructions.

* ADDRESSING MODES :-

The operation field of an instruction specifies the operation to be performed and this operation must be performed on some data.

So each instruction need to specify data on which the operation is to be performed. But the operand (data) may be in accumulator, (07) general purpose register or at some specified memory location.

30, appropriate location (address) of data is need to be specified, and in computer, there are various weys of specifying the address of data.

These various ways of specifying the address of data are known dana programa de as Addressing Modes".

DI Principal at the (07) Addressing modes can be defined as the technique for specifying the address of the Operands.

→Effective stderess:-

An computer, the address of operand i.e. the address where operand is actually found is known as effective address. An addition to this, the two most prominent reason of why addressig

modes are so important: (1.) First, the way the operand data cure chosen during program

execution is dependent on the addressing mode of the instruction. (2) Second, the address field in atypical instruction yormat are

vielatively small and sometimes we would like to be able to reference a larger mange of locations, to achieve the large range of location in address field, a variety of addressing techniques has been employed. As they reduce the number of field in the addressing field of the instruction .

To understand the various addressing modes, first we need to understant basic operation yele of computer. The Basic operation cycle has 3 main ophases

(1) Fetch the instruction from memory (2) Decode the instruction (3) Execute the instruction

11A *

Priogram counter keeps track of instructions in the program stored in memory. PC holds the address of instruction to be executed next and is incremented each time an instruction is yetched from memory. The decoding done in step 2 determines the operation to be performe -ed, the addressing mode of the instruction & the location of operands. The computer then executes the instruction and returns to step! to fetch the next instruction in sequence.

An example of an instruction format with distinct addressing mode field is shown in fig.

Opcode	Mode	Address
--------	------	---------

fig: - Anstruction format with mode field.

where, opcode specifies the operation to be performed

> mode yield is used to locate the operands needed for the

operation,

Address field specifies the memory address or a processor registers.

Types of Addressing modes:-

Various itypes of addressing modes are

(Amplied Mode

(2) Ammediate mode

3 Derect Address mode

(9) Indirect Iddress mode

(5) Register Mode

@ Register Induced mode

(1) duits unverent or duito devrement mode

(1) Relative address mode

@ Indexed addressing mode

(Base register addressing mode.

() Amplied Mode:-

Amplied addressing mode is known as implicit or inherent" addressing mode is the addressing mode in which, no operand (register or memory location or data) is specified in the instruction.

For example, the instruction "complement Accumulator" is an Amplied mode instruction because the operand in accumulator register is implied in the defenition of instruction.

An assembly language it is written as


CMA: Take complement of content of AC

RLC : Rotate the content of documulator is an implied mode instruction.

(2) Ammediate Addressing Mode:-

In ummediate addressing mode operand is specified in the instruction itself. In other words, an immediate made instruction has an openand yield wather than an address field, which contain actual operand to be used in conjunction with the operand specified in the instruction.

An this mode, the format of instruction is



For example,

ADD 05 to the content of accumulator ADD 05 move of to the accumulator. MOV 06


This mode is very useful for initialising the register to a constant value.

3 Direct Addressing mode :-

Direct addressing mode is also known as Absolute Iddressig mode. In this mode, the address of Operand specified in the instruction itself. That is, in this type of mode, the operand resides in memory and its address is given directly by the address field of the instruction.

The address field contain the Effective address of operand i.e; # EA=A

For example, ADD A -> means add contents of cell A to accum -ulator.




(4) And Preet old versing Mode:

An this made, the address field of instruction gives memory address where on, the operand is stored in memory. An this mode the address field of the instruction gives the address where the "Effective oldiness" is stored in memory. i.e; EA=(A)


-For example, ADD (A)

Means adds the content of cell pointed to contents of A to Accumulator



(5) Register Addressing modes.

An Register addressing mode, the operands are in registers that vestde within the CPU. In this mode, instruction spectfies a register in CPU, which contain the operand. At is similar to direct addressing mode, the only difference is that the address field wefers to a register instead of memory location.





Anstruction Register opude R Operand

For example.


MOV AX, BX, move contents of Register BX to AX ADD AX, BX Add the contents of Register BX to AX

Here, AX, BX are used as register names of each of 16-bit register.

(6) Register indirect addressing mode:-

An wegister indirect addressing mode, the instruction specifies a register in CPU whose contents give the operand in memory. An other words, the selected register contain the address of openand wather than the operand itself. ie; EA=(R)

Means, control fetches instruction from memory and then uses its address to access register and looks in Register (R) for effective address of operand in memory.




Here, the effective address is (R)=400 and Operand in AC=7. After Joading Rj is incremented by 1. It becomes 401.

An the Autoinviement mode the Ry is inviemente to 401 after execution of instruction

duto-devenent deduessing mode:-

dute deviennent addressing mode is reverse of autoinviennent, as it it the register is decremented before the execution of instruction In this case, effective address EA = (R) - 1-For example,



Here, in auto-devienent mode, the viegister R1 is devienented to 399 prior to execution of instruction, means the operand is loaded to accumulator is of address 1099H in memory instead of 1088H.

EA = 1099H

AC = 400.

(8) Relative Addressing mode:-

An velative addressing mode, the contents of program counter is added to the address part of instruction to obtain the effective address. An velative addressing mode, the address field of the Enstru -ction is added to implicitly reference register program counter to obtain effective address


into I a provincia

$$EA = A + PC$$

For example,

Assume that PC contains a no: 825 and the addresport of the instruction contain a no: 24, then the instruction at Jocatton 825 is read from memory during yetch phase and the program counter is invienented by 1 to 826.

The effective address computation for vielative address mode is 826+24=850




Relative addressing is often used with branch-type instruction. (a) Andex Register Addressing mode:-

An indexed addressing mode, the content of îndex register is added to direct address part of instruction to obtain the effective address. Means in the register undirect addressing field of instruction point to index register, which is a special CPU register that contain an indexed value & direct addressing field contain base address.

As indexed type instruction make sense that data away is in memory and each operand in the away is stored in memory velative to base address. The distance between the beginning address and the address of operand is the indexed value stored in indexed register


Thus in index addressing mode EA = A + Andex



(10) Base register addressing mode:

An this mode, the content of Base register is edded to the direct address part of the instruction to obtain the effective address The register indirect address field point to the Base register and to obtain EA, the content of instruction register is added to direct address part of the instruction. This is similar to indexed addressing mode except that the register is now called as Base register instruction index of index wegister


EA = A + Base.



" - the sure of a sure with the sure of the

Numerical Example

To show the difference between various addressing modes on the instruction is defined in fig.



fêg: Numerical example for addressing modes.

Tabular Jist of Numerical Example

A Children in

oldduessing Mode	Effective	Content of Ac
Direct address	500	800
Ammediate Operand	201	500
Indirect address	800	300
Relative address	702	325
Andexed address	600	900
Register	-	400
Register undweet	CCR400	700
	400	700
dutoinviement Auto decrement	399	450

Porter incles and bit

* Data transfer and Manipulation

* Data transfer: Anstructions :-> Data transfer instructions move data from one place in the

computer to another without changing the data content. > The most common transfers are blus memory and processor registers, and blis processor registers and Input or output and blis the processor

registers itself on themselves. egisters itself ion themselves. -> The Eight different data transfer instructions are listed in the table.

Table: Typocal Dota Name	Mnemonic
Load	LD und A
store	THUN ST 3
Move 8	MOV C
Exchange	хсн
Anput	AN
Output 3	OUT
Push	PUSH
Pop	POP

Each instruction is a mneumonic symbol. It must be realized that different computers use different mneumonics for the same instruction nome.

> The load instruction is used to transfer ofor memory to a processor register, usually an accumulator.

> The store instruction is used to transfer data to memory.

-> The move instruction is used to transfer data from one register to other.

-> It has also been used for data transfers between CPU registers and memory or between two memory words.

> The Exchange instruction swaps information between two registers or a register and a memory word > The input and Output instructions transfer data among processor registers and input or output terminals. > The push and pop instructions thansfer data between processon registers and memory stack.

some assembly language conventions modify the mneumonic symbol to differentiate between the different addressing modes.

> For example, the mnemoric for load immediate becomes LDI. and consider the load to accumulator instruction when used with 8 different addressing modes.

Table: Eight deduesing modes for the Load Instructions

Mode	disembly Convention	Register transfer
Dérect address	LD ADR	AC \leftarrow M (ADR)
Andirect address	LD@ADR	AC \leftarrow M(M(ADR))
Relative address	LD\$ ADR	AC \leftarrow M(PC+ADR)
Ammediate operand	LD\$ ADR	AC \leftarrow MBR
Andex addressing	LD ADR(X)	AC \leftarrow M(ADR+XR)
Register	LD ADR(X)	AC \leftarrow M(ADR+XR)
Register indirect	LD (RI)	AC \leftarrow M(RI)
Autoincrement	LD (RI)+	AC \leftarrow M(RI), RI \leftarrow RI+I

where, ADR-stands, you address

NBR is number or operand

X is index register

R₁ is a priocessor register

Ac is accumulator register

a spatial second @ symbolizes indirect address

\$ address makes the address relative to PC

immediate-mode instruction

* Data Manipulation Anstructions:-

Data Manipulation Anstructions perform operations on data and puovide the computational capabilities yos the computer. The data manipulation instructions in a typical computer are usually devided into three basic types:

() duthernatic instructions

(2) dogical and bet manipulation instructions

3 shift instructions '

(1) Authematic Anstructions:-

> The your basic arithematic operations are addition, subtraction, multiplication and division. Most computers provide instructions for all four operations. Some small computers have only addition and possibly subtraction instructions. The multiplication & division must then be generated by means of software subroutines.

> The invienent instruction adds 1 to the value stored in a viegiter

> The devienment instruction subtracts 1 from a value stored is a

register or memory word. -> The instruction "add with cavey" performs the addition on two operands plus the value of the caving from the previous computation -> Similarly, the "subtract with borrow" instruction subtracts & words and a borrow which may have vierelted from a prierious subtract

→ The negate instruction forms the 2's complement of a number, effec -tively viewering the sign of an integer when represented in the stopped 2's complement your.

June 1 41 al

Name	Mnemonie	bel-arristen. Rationalen
Anovement	INC	
Deviement	DEC	
Add	ADD	
subtract	SUB	
Muttiply	MUL	aleri - di
Divide	DIV	1 - 1 k - 14
Add with convey	ADDC	fill -
Subtract with	SUBB	kal sile a di
Negate (as comp)	NEG	Jang's Call

@ dogleal and Bit Manipulation Antructions :-

→ dogical instructions perform binary operations on strings of bits stored in vegisters. They are useful for manipulating individual bits or a guoup of lits that veguesent binary-coded information.
→ The AND instruction is used to clear a dit or a selected group of lits of an operand.

-> The OR instruction is used to set a bit or a selected group of wits of an operand.

-> Similarly, the XOR instruction is used to selectively complement bits of an operand.

- Andividual bits. such as a covery can be cleaned, set or complement -ed with appropriate instructions.

Name	Mnemonic	eni.
clean	CLR	-
complement	COM	19.11
AND	AND	
OR	OR	
Exclusive - OR	XOR	
clear carry	CLRC	
set carry	SETC	
complement carry	COMC	
Enable Anterrupt	EI	
Disable Anterrup		

(3) shift Anstructions :-

> Anstructions to shift the content of an operand are quite useful

and are often provoded in several variations. -> Shifts are operations in which the bits of a word are moved to the

 \rightarrow The bit shifted in at the end of the word determines the type of left or right.

-> shift instructions may specify either logical shifts, anothermatic shifts shift used.

→ In either case the shift may be to the night on to the left. > The logical shift inserts 0 to the end bit poststion. The end position is the leftmost bit for shift night and the nightmost bit position for the shift left.

> The druthernatic shift right untruction must preserve the sign bit in the leftmost bet you position. The sign bit is shifted to the sight tegether with the west of the number, but the sign bit itself remains unchanged. This is a shift-right operation with the end bit remaining the same. The anithematic shift-left instruction inserts O to the end position and is identical to logical shift left instruction. > The votate instructions produce a circular shift. Bits shifted out at one end of the word are not dost as in a dogical shift but are circulated back into the other end.

Name	Mnemoni c
Logical shift right Logical shift left	SHR
duithematic shift right	BHRA SHEA
Rotate Right Rotate degt	ror Rol
Rotate wight through carry	RORC
Rotate left through carry	NOTC

* Program Control:-

-> Anstructions are always stored in successive memory locations. when processed in the CPU, the instructions are fetched from consecutive memory locations and executed.

-> Each time an instruction is yetched from memory the PC is invien - ented so that it contains the address of the next instruction in sequence -> After the execution of a data transfer or data manipulation instruction, control vietures the fetch yele with the program counter containing the address of instruction next in sequence.

→On the other hand, a program control type of instruction, when executed may change the address value in program counter and cause the flow of control to be altered.

> Program Control Instructions specify conditions for altering the content of program courter, while data transfer and manipulation instructions specify conditions for data-processing operations. > The change in value of the program counter as a vesult of the execution of a program control instruction causes a break in the sequence of instruction execution. -> This is an important feature in digital computers, as it provides control over the flow of program exception & a capability for branching

to different program segments.

some typical program control instructions are listed in Table.

Name	Mnemonite	
Branch	BR	1
Jump	JMP	
SKIp	SKP	1
Call	CALL	1.31
Return	RET	-
compare(by subfaction)	CMP	2
Test (by ANDing)	TST	14

→ Breanch and tump instruction will be conditional or unconditional. > The unconditional branch instruction causes a branch to be specified address without any conditions.

> The conditional branch instruction specifies a condition such as branch if positive or branch if zero.

> The skip instruction does not need an addressfield & therefore a zero-address instruction.


→ The call and viction instructions are used in conjunction with -subroutines.

⇒ The compare instructions performs a subtraction between two operands, but the vesult of the operation is not vetained.

→ The dest instruction performs the logical AND of two operands and updates vertain status bit conditions are set as a versule of operation '

* Status BEt Conditions :-

At is sometimes convenient to supplement the ALU circuit in the CPU with a status register where status bit conditions can be stored for gurther analysis. Status bits are also called conditioncode bits or glag bits. A B



The figure shows the block diagram of an 8-bit ALU with a 4-bit status viegister. The 4 status bets are symbolized by c, S, Z and V. The bits are set or cleared as a viesult of the operation performed in the Alu-y Bit C (carry) is set to 1 if the end carry & is 1. At is cleared

to 0 if the cavey is 0.

4 Bit S (Sigh) is set to I if the highest order bit + is I. At is

set to 0 y the bit is 0. 4 BEt Z (Zero) is set to 1 if the output of ALU contains all o's. At is cleared to 0 otherwise in otherwords, z=1 if the o/p-Hag is zero and z=0 if the olp is not zero.

4 Bit V (overflow) is set to 1 if the exclusive. OR of the dost two carries is equal to 1 and cleaned to 0 otherwise. This is the condition for an overflow when negetive numbers are in 2's complement. For the 8-bit ALU, V=1 if the output is greater than +127 or less than -128'

-> status bits can be checked after an ALU operation to determine certain relationships that exist by the values of A and B.

> Af bit V is set after the addition of a signed numbers, it indicates an overflow condition.

>At zie set after an exclusive - OR operation, it indicates that A=B. This is because x @ = 0 (Exclusive-OR of Dequal operands gives an all 0's

vesult which yets the z-bit. > for example let A= 1012/100, where zis the bit to be checked. The AND operation of A with B=00010000 queduces a mesult 000x 0000 Af x=0, the z status bit is set, but if x=1, the z bit is cleared since the viesuil is not zero.

* Conditional Branch instructions:-

Table shows the list of most common branch instructions. \rightarrow Each mnemonic is constructed with the letter B (you branch) and an abbreviation of the condition name.

when the opposite condition state is used, the letter N is 7 inserted to define the 0 state.

Table		Tested Condition
Mnemonic	Branch Condition	
BZ	Branch if zero	Z=1
BNZ	Branch if not avezero	Z=0
BC	Branch if covry	C = 1
BNC	Branch Ef no cavry	OF CEORING
BP	Branch if plus	S=0
BM	Branch if minus	S=10000
BV	Branch if overflow	V= +
BNV	Branch if no overflow	V=0
Un	segned compare conditions (A-B)	den d. nad. and 4
BHI	Branch if higher	A>B
BHE	Branch if higher or equal	AZB AZB
BLO	Branch if Jower	A <b< td=""></b<>
BLOE	Branch if lower on equal	A ≤ B
BE	Branch if equal	A=B
BNE	Branch if not equal	A+B
	ianed compare conditions (A-B)	
BGIT	Branch & greater than	A>B
BGIE	Branch if greater of equit	A≥B
BLT	Branch if less than	AZB A
BLE	Branch if less on equal	ALB
BE	Branch & equal	I ANT D I I DUI
BNE	Branch if not equal	A+B

Table: Conditional Branch Anstructions

→ d conditional branch instruction is a branch instruction that may or may not cause a transfer of control depending on the value of stored bits in the PSRC processor status regester.
 → Each conditional branch instructions tests a different combination of status bits for a condition.

→ Af the condition is true, control is transferred to the Effective address (PC< oldness). Af the condition is jalse, the program continues with the next instruction (PC<-PC+1)

5 °C' represents the carry or borrow after anothermatic addition or subtraction

4 'N' represents the reftmest bit of the result of operation i.e., Sign bit.

 $4^{\circ}V^{\circ}$ is for overflow i.e, if the sign of the vesult is changed (inverted) 4 'z' is for zero i.e, to check whether the result of an operation is 3000 (z=1) or not zero (z=0)

→ Some branch instructions are a combination of compere and condit - Eonal branch instructions. They are run after the compare instruction has operformed the comparision and status bits are updated.

→ Different status bits are checked for signed and unsigned numbers.

→ At is important that if A≥B is complement of A<B and

ASB is complement of A>B. That means if we know the condition of status bits you one, the condition for the other complementary relation is obtained by complement.

* Subroutine Call and Retwin:


→ d'subviolitine is a self-contained sequence of instructions that performs a given task cors a computational task. It is also called a procedure call.

> When a subvoitine is called, the starting address of the subvoitine is stored in the PC and the instruction following the current instruction is temporary stored elsewhere.

→ when the subvortine (block of code) is executed, the vieturn is made to the mainprogram by loading the PC with the old value. Anstruction following the subvoitine call is called continuation point and the corresponding address is called the vieturn address.
 At is actually a dow tevel form of functions in c+t.
 Subroutine can also be called with another procedure/subroutine?
 The final instruction of every procedure/subroutine must be vieturn to the calling program.

→ The vieturin address can be stored in memory, register or Stack.

→ Stack is preferred because of its ease of access when no we need to call a subvoitine inside another subvoitine. An illight case that the vietwin address at the TOS (itop of stack) is always to the program which called the unient subvoitine.



For calling subroutine

SP← SP-1 Decrement stack pointer M[SP]← PC Store return address on stack PC< Effective address Transfer control to subroutine

For Return

PC← M[SP] SP← SP+1

Transfer return address to PC Ancrement stack pointer * Program Anterrupts:-

An interrupt transfers control from a program That is Currently sunning to another program as a viesult of externally or internally generated request.


> The procedure for servicing the interrupt in this case is called the interrupt service routine USR)


> The unterrupt procedure is guite similar to a subroutine call

The interrupt is usually initiated by an external or internal except for three variations:-

signal wather Than from the execution of an instruction. > The address of the interrupt service program is determined by the hardware rather than from the address field of an instruction. 3 An anterrupt procedure usually stores all the information necessary to store information that defenes all or part of the contents

of the viegister set, wather than storing only the program counter.





> These three procedural concepts are dosigned clarified further below.

-> After the a puggian has been interviented and the service interine been executed, the cpu must vieturen to exactly the same state that it was when the interrupt occurred. Only if this happens will the interrupted program be able to resume exactly as if nothing had happened.

> The state of CPU at the ord of execute cycle is determined from -> The content of the program counter

→ The content of all processor negesters

-> The content of cortain status conditions

> The collection of all status bit conditions in the CPU is sometimes called a priogram status word.

> The PSW is stored in a seperate Hardware register and contains the status information that characterizes the state of the CPU.

* Types of Anterrupts

There are three major types of interrupts that cause a break in the normal execution of a program. They can be classified as

1) External Anterrupts

@ Anternal Anterrupts

3 software Anterrupts

() Estornal Antoningts :-

Esternal Anterrupts come from input or output devices, from timing devices, from a circuit monitoring the power-supply or from any other External source.

Examples that course external intervients are I/O derive requesting transfer of data, I/O derive finished transfer of data,

elapsed time of an event, or power failure.

-> timeout interrupt may result from a program that is an endless loop & thus exceeded its time allocation.

-> Power failure interrupt meny have as its service noutine a program that transfers the complete state of the CPU into a nondestructive memory in the few milliseronds before power ceases. (2) Anternal Anterrupts:-

Internal interrupts avise from illegal or erroneous use of an instruction or date soternal interrupts are also called traps.

Examples of Interrupts caused by internal error conditions are register overflow, attempt of to divide by zero, an invalid operation code, stack overflow and protection voolation.

These every conditions usually occur as a vierelt of a premature termination of the instruction execution.

The service program that processes the internal interrupt determines the convective measure to be taken'

3 Software Anterrupt :-

Software interrupt is a special call instruction that behaves like an interrupt rather than a subvortine call. At is initiated by executing an instruction?

At can be used by the programer to initiate an interrupt procedure at any desired point in the program.

The most common use of software interrupt is associated with a superviser user made to the supervisor made.

of program written by a user must vun in the user mode. when an input-output transfer is viequired, the supervisor mode is requested by means of a supervisor call instruction. This instruction causes a software interrupt that stores the old CPU state and brings in a new PSW that belongs to the supervisor made The calling program must pass information to the o.s in order to specify the particular task requested.

UNIT-3

Data Representation, computer Avithmetic:

Data Types:-

> Binogy information in digital computers is stoped in memory or processor prograters. Registers contain either data or control inf ormation.

-) Data are numbers and other bindry-coded information that are operated on to achieve required computational results. -) The data types found in the registers of digital computers may be classified as being one of the following categories:

1) Numbers used in authmetic computations 2) letters of the alphabet used in data processing 3) other discorete symbols used for specific proposes. Special Number systems:

Padizi- A number system of base, or radia, Tisa system that uses distinct symbols the or digits. -) To determine the avantity that the number represents, it is necessary to multiply each digit by an integer power of r & then form the sum of all weighted digits. <u>Decimal:</u> The decimal number system in every day use employs the gradize 10 system. The to symbols agre 0,1,2,3,4,5,6,7,5,5 -) The storing of digits 724.5 is integrated to represent the quantity.

7×102+ 2×10+ 4×10+ 5×107.

that means of hundreds, plus 2 tens, plus 4 units, puts tenths. Every decimal number on be similarly interpretty, find the avantity it sepresents. Binagy: The binagy numbers system uses the radial 2. The two digit symbols used are own. The storing of digits 101101 is laterpreted to represent the anorthy 1×25+0×24+1×23+ 1×22+0×2+1×20 = 45. octal there decimali- The octal means sodials, U heradecimal means gradia 16. The eight symbols of the octal system are 0,1,2,3,4,5,6,7. -) The 16 symbols of the headdecimal system are 0,1,2,3,4, 5161718,9, AB, CIDIE &F. -> when we supresent hereadecinal digits, the symbols AsBociD, E) F (coorespond to the decimal numbers 10,11,12,13,14,15,) A number in eadix of can be converted to the familian decimal system by forming the sum of the weighted digits. exi- octal, 736.4 is converted to decimal asi. (736.4)8= 7×82+3×81+6×80+4×81 51 = 7×64+24+6+4/8 = (478.5)10. 1 proje -> The equivalent decimal minutes of headlecimal F3 is obtained from the following calculation: (F3)16= FX16+3= 15x16+3=(2+3)10'

	ć .	· · ·		- ,
oceal	& the advinal	Numbers	11 -11	le convension of
binday, or	ceal & theodeci	inal sepa	sentati	on proys an
12	and to dight	al comp	Me -	
				- corresponds to
-) she 23	1-8 & 24=16, 1-034 digits &	each un	decimal	digit coosespo
three b	hasy digits &	each head		
to -four	s binoay dugi	ts.		
			3	al
12	D 11150		-	0.4
101	PILLIO	110 0	-+Hen	a decimal.
6		6	3	
, n	y, octal & Hea	1.0000 0	onversion	•
Binas	y, octal & Her	odeamar		
				- 4
· •		0 Number	915	
Files Dies	" coded - Octo	ay number		
Table: Binos	y coded - octo	U Humoz	B	
octal	Binogy - Coded		Decimal	
octal	Binoory - coded octal		Decimal	۲. ۲.
octal	Binooy-coded octal		Decimal	Ŷ
octal Number 1 2	Binooy-coded octal 000 001 010		Decimal	p code for
octal Number 0 1 2 3	Binooy - coded octal 000 001 010 011		Decimal quivalent	p code for one oceal
octal Number 0 1 2 3	Binooy - coded octal 000 001 010 011 100		Decimal quivalent 0 1 2 3	p code for
octal Number 0 1 2 3	Brooy- coded octal 000 001 010 011 100 101		Decimal quivalent 2 3 4	p code for one oceal
octal Number 0 1 2 3 4 5 6	Binooy - coded octal 000 001 010 011 100	GREDITES	Decimal quivalent 2 3 4 5 6 7	p code for one oceal
octal Number 0 1 2 3 4 5 6 7	Brooy- coded octal 000 001 010 011 100 101 110 111		Decimal quivalent 2 3 4 5 6 7	p code for one oceal
octal Number 0 1 2 3 4 5 6 7 10	Brooy- coded octal 000 001 010 011 100 101 110 111 110	GREDITES	Decimal ajuivalent 2 3 4 5 6 7	p code for one oceal
octal Number 0 1 2 3 4 5 6 7	Binooy - Coded octal 000 001 010 011 100 101 110 111 110 111 001000 001001	REDITED REDITED	Decimal quivalent 2 3 4 5 6 7 8 9	p code for one oceal
octal Number 0 1 2 3 4 5 6 7 10	Brooy-coded octal 000 001 010 011 100 101 110 111 100 111 110 111 110 111 110 111 100 001 000 001 000 001 000	REDITED REDITED	Decimal ajuivalent 2 3 4 5 6 7	T code for one oceal
octal Number 0 1 2 3 4 5 6 7 10 11 12	Binooy - Coded octal 000 001 010 011 100 101 110 111 110 111 001000 001001	REDITED REDITED	Decimal quivalent 2 3 4 5 6 7 8 9	T code for one oceal digit
octal Number 0 1 2 3 4 5 6 7 10 11 12 12 84	Binoony - Coded octal 000 001 010 011 100 101 100 101 100 001 000 001 000 001 000 001 000 001 010 010 100 010 100	REDITED REDITED	Decimal quivalent 2 3 4 5 6 7 8 9 10	T code for one oceal digit
octal Number 0 1 2 3 4 5 6 7 10 11 12 84 62	Brooy-coded octal 000 001 010 011 100 101 100 101 100 001 000 001 00 001 00 000 000 000 000000	CREDITIEN GREDITIEN	Decimal quivalent 2 3 4 5 6 7 8 9 10 20	T code for one oceal digit
octal Number 0 1 2 3 4 5 6 7 10 11 12 12 84	Brooy-coded octal 000 001 010 011 100 101 100 101 100 001 000 001 00 001 00 000 000 000 000000	STTS	Decimal $ajuivalent 023456789102050$	T code for one oceal digit

• •

Ø

<u>کار ا</u>

8 - 1

51 ⁽¹)

ł

г

Table: Binagy-coded Heroclecimal Numbers.

Henadecimal Nunusch	Binary-colled Hexadecimal	Decimail earwivalent
0	0000	6
1	0001	1
8	0010	2 1
3	0011	3
4	0100	4
5	0101	5 code for
6	OILD REA	6 one
	011	+ Herader
*	1000	8 degit
8	1001	8 9 augre
٩ 🖪		10
A 🗧	1010	2 u),
в 🖥	1011	
C Q	1100	g 12
D	11.01	13
. 1	6 IIIO 5'	14
E	GIUGREDIT	15
F		
14	0001 0100	20
	0011 0010	50
32	UUU	99
63	0110 0011	248
F8	1111 1000	

Decinal Representation: The binary number system is the most natural system for a computer, but people are accustomed to the decimal system. One way to solve this conflict is to convert all input decimal numbers into

bindy numbers, let the computer perform all arthmetic operation ns, in binagy & then convert the binagy sesults back to decimal for the human user to understand. Binogy code: A binogy code is a group of n bits that assume up to 2? distinct combinations of is 8 o's with each combination suppresenting one element of the set that is being could. -> FBI example, a set of four elements can be coded by a 2-bit code with each element assigned one of the following bit combinations: 00,01, 10 8111. -) A set of eight elements requises a 3-bit code, a set of 16 elements regulares a 4-bit code & soon. BCDi- The bineary - coded decimal (BCD) is the abbaeviation. It is very important to undersond the diffegrance between the conversion of decimal numbers into binary & the binary coling of decimal numbers. JF81 example, when converted to a binagy number, the decimal number 99 is suppresented by the storing of bits 1100017. But when supresented in BCD, It becomes 10011001. -) The only dibbesence between a decimal number supresente by the familian digit symbols 0,112 --- 9.81 the BCD to sepsezent the digits the number itself is exactly the some.

Table:

Γ.

Bindly - coded plecimal (BCD) Numbers.

Bindey-coded decimal Decimal . (BCD) Number. Number 0000 0 0001 1 0010 2 0011 code for . 3 0100 one decimal 4 digit 0101 5 0110 6 0111 4 1000 8 1001 ٩ 0001 0000 10 0010 0000 20 0,101 0000 50 1001 1001 99 0010 0100 1000 848 Complements are used in digital computors complements:for simplifying the subtraction operation & for Rogical manipulation. These age two types of complements for each base 't' system: The 91's complement. 2 (v-1)'s component. -) when the value of the base on is substituted in the name, the two types are referred as 2's 01's complements for binagy numbers & 10's & q's complement for decimal

•

complement, since on N = [(917-1)-N]t1. ezi- The 10's complement of the decimal 2389 is 9999-2389 = 7610. =) 7610+1 = 7611 . -) This is obtained by adding it to the 9's complement value. i) 2's complement in The 2's complement of a binary value is obtained by adding it to the 1's complement value. The 2's complement of a binary 101100 is =) 010011 (1's complement) =) 010011+1 (adding 1 to. 1's complement) 010100. =) Fixed point Representation " positive integens, including Zero, con be represented as unsigned numbers. Housen a to represent negative integers, we need a notation fornegative -) Because of Hagdurge kinitations, computers must supresent everything with 1's & o's, including the sign of a number. -) The convention is to make the sign bit equal to o for positive numbers and '1' for negative, numbers. -) Binagy point i- In addition to the sign, a number may have a binary (or decimal) point. The position of the binary. Point

11 ...

is needed to appresent foortions, integens, or mixed integen fraction numbers. There are 2 ways of specifying the position of the bindary point in a anegister : 1) Fixed -point suppresentation 2) Floating point grapprosentiation. Integen Representation: - when an integen knowy number is positive, the sign is "preparesented by 'o' & when the number is negative, the Sign is suppresented by '1' but the stest of the number may be riepresented in one of three possible ways: 1) Signed - magnitude suppresentation 91) Signed - 1's complements supresentation iii) signed - 2's complement greporeantation. -) The signed - magnitude suppresentation of a negative number consists of the magnitude & a regative sign. -) In the other two supresentations, the negative number is sepsemented in either the 1's 00 2's complement of its -) As an example consider the signed number 14 stored in 8-bil sugister. +14 is suppresented by a sign bit of o in the leftmost position followed by the binary earnivalent of 14:00001110 -) Each of the eight bits of the register must have a value & there fore o's must be inserted in the most significant positions following the sign bit. How Theere is only one way to -) These are 3 different ways to supresent -14 with eight bits. they are

i) In signed-magnitude suppresentation 1 0001110. i) To signed - a's complement suggestration 1 1110001 iii) In spred - 2's complement supresentation 1 110010. -> The signed - magnitude supresentation of -14 is obtained form +14 by complementing only the sign bit. -) The signed - 1's complement sepsesentation of -14 is obtained by complementing all the bits of +14, including the sign bit. -) The spred-d's complement representation is obtained by taking the e's complement of the positive number), including its sign bit.

Abithmetic Addition: The addition of two numbers in the signed - magnitude system follows the sules of ordinary orithmetic. If the signs are the same, we add the two magnitudes & give the sum the common sign. If the signs one different, we subboart the smaller magnitude from the longer & give the gresult the sign of the larger magnitude. a's complement ordinition: - The selle for ording numbers in the signed 225 complement system does not sequine a composition or subtraction, only addition & complementation. -) The procedure is as follows: Add the two numbers, including there sign bits, & discoad any asizy out of the sign (left most). -> Negative numbers must initially be in 2's complement ()

that if the sum obtained after the addition is negative, it is in a's complement form.

nal

: .

00000110 +6 0 0 0 0 11 0 1 +13 00010011 +19 1111010 2) 1110011 -13 111,01101

Arothmetic subtraction: Subtraction of two signed binary numbers when negative numbers are in a's complement from is as follows: Take the a's complement from of the subtrahend (including the sign bit) & add it to the minuend Cincluding the sign bit). A carry out of the sign bit position is discarded.

$$(\pm A) - (\pm B) = (\pm A) + (\pm B)$$

 $(\pm A) - (\pm B) = (\pm A) + (\pm B)$.

-) In binagy with eight bits this on be worthen as:

11111010 - 11110011. The subtraction is changed to addition by tatigtheats complement of the (-13), to (+13). -) In binary 1111101-0 + 0.0001101=100000111. -) Remaining the end casely, we obtain the coorectanswer 00000111 => $\pm \frac{1}{2}$.

6.

Decimal fixed - point sepsesentation; The supresentation of decimal numbers in suggisteris is a function of the bindy code used to represent a decimal digit. -) A 4-bit decimal code acquises four flip-flops fB) -) The suppresentation of 4385 in BCD sugarises 16 flip-flops foug flip-flops for each digit. The number can be supresented in a acquister with 16 filp-flops as follows: 0100 0011 1000 0101. ine Floating point representation i- the floating-point repre-Sentation has two parts. The first part sepresents a signed, fixed-point number called the mantissa. The second part designates the position of the decimal (corbinary) point called the exponent. The fixed-point montissa may be a foraction or exi- The decimal numbery +6132-789 is suppresented in floating-point with a foraction & an exponent as follows; Exponent Foaction +04. -) The value of the exponent indicates that the actual position + 0.6132,789 of the decimal. Point is four positions to the right of the indicated decimal point in other foortion. The above septementation

consulant to the scientific notation + 0.6132789×107. exponent 25

I floating tout is always interpreted to represent a transfer f in the following form: mxer

-> 0 6132739 × 104. Here mis numbers A is modia which the kis 10

e is the exponent which holds 4.

Foraction; A floating point birdy number is supresented in a similar manney except that it closes have 2 for the apponent. The binasy numbers + 1001.11 is suppresented with an s-bit feaction and 6-bit exponent as follows : ex;-

Forction -) The foraction has a 'o' in the leftmost position to denote 000100. Positive. The floating point numbers is equivalent to

mx2 - + (.1001110)2 × 2+4. Noomabeationi- A floating-point number is said to be reomatized if the mast significant digit of the mantissa is non-zeno. exi- The decimal number 350 is normalized but 00025 is not. -> The number is normalized only if its deftmost digit is) -) Two main stordard forms of floating-point numbers are form the following organizations that decide standards; ANSI the (American National standards Fastitute) & IEEE (Inistitute of Electorical & Electronic Engineens).

-> The ANSI 32-bit -floating-point numbers in byte format with example one: Byte 4 eye format: SEEEE . IHMMHMMM MMMMMMMM MMMMMMMMM mantissa. Exponent Binoay Point S = size of Mantissa E = Exponent Bits in 2's complement M = Montissa Bits. Computer Arithmetic Addition & subtoaction; - For floating point operations, most computers use the signed-mognitude representation for the montissa. In this topic we develop the addition and subtoaction algorithms for data sepresented in signed magnitude and again for data supresented in signed-2's complement. Addition & subtraction with signed - magnitude data: - The Depresentation of numbers in signed-magnitude is familiar because it is used in every day osithmetic calculations. 1.5 ... -) we designate the magnitude of the two numbers by A and B. when the signed numbers are added or subtoacted, we find that there one eight different conditions to consider, depending on the sign of the numbers and the operation performed. -> These conditions are eisted in the first column of the $-1 \cdots - \frac{24}{n} = \frac{1}{n} = n$ terde. and the second

	Add		Subtract Mognit	tudes
operation	magnitules.	when A>B	when n×B	when n = B
(+^)+(+B)	+(A+B)			
(+n) + (-B)		+(A-B)	-(B-A)	+(A-B)
(-A) + (HB)		- (A-B)	+(B-A)	+(A-B)
(-A) + (-B)	-LA+B)			
(HA) - (HB)		+ (A-B)	-(B-A)	+(A-B)
+A) - (-B)	+ (ATB)			
(-A) - (+B)	-(A+B)			+ (A-B).
(-A) - (-B).		-(A-B)	+(B-A)	
the table a pasantheses :		ised for	the subconcert	ore derived for coords inside algorithm).
Addition (suc	tifferent),	add the t	when the sign	s of A & Basi
identical (a	to the press	add the t	wo magnitur	identical), compa
identical (a	to the press	add the t	wo magnitur	identical), compa
identical (a	to the press te signs of itudes an	add the t	wo magnitur	s of A & B asie

-> choose the sign of the aesult to be the same as A if A>Bo the complement of the sign of A if AB. if the two magnitudes are equal, subtract is from A and make the sign of the same Positive.

-) The two algorithms are similary except for the sign composison. The providence to be followed for identical signs in the addition algorithm is the same as for different some in the subtraction algorithm & vice versa.

Addition & subtraction with signed-2's complement data;--) The leftmost bit of a binogy number sepsements the sign bit: 'o' for positive & '1' for negative. if the sign bit is's' the entire number is supresented in d's complement form. -> The addition of two numbers in signed -o's complement form consists of adding the numbers with the sign bits toraled the same as the other bits of the number. A coasy out of the sither Sign-bit position is disconcled. The subtoaction consists of frosttaking the 2's complement of the subtraked & then adding it to the minuend. -) when two numbers of a digits each are added and the sum occupies n+1 digits, we say that an ownerflow occused. the fight of the satelyon an the cond about all and cooplinent minise -) An owerflow on be detected by inspecting the last 2 address out of the addition, when the two cassies are applied to an eacusive-or gate, the overflow is detected when the

output of the gate is equal to 1.




Fig 10.3: Hoodural for signed a's complement oddition & subtoaction

) We none the A gragister AC (accumulater) and the B agister
BR. The leftmost bit in AC & Be supresent the sign bits of the numbers. The two sign bits are added or subtracted together with the other bits in the complementer & posallel order.
) The overflow flip-flop'v' is set to '1' if there is an overflow.
) The output array in this case is disconded.
) The algorithm for adding & subtracting two binders in shown below diagram. Subtract and subtract appresentation is shown below diagram.




fig 1014 Algorithm for adding & subtracting numbers in signed as complement supresentation.


) The sum is abtained by orditing the contents of no 2 BR (including their signs). The autoflow bit 'V' is set to '1', if the exclusive - or of the poist two congries is 4, bit is clooked to o otherwise.) The subtraction operation is accomplished by odding the contentof Ac to the d's complement of BR. Taking the d's complement. of BR has the effect of changing a positive number to regative, & vice versa. -) An overflow must be checked during this operation because the two numbers odded could have the some sign. Mulliplication Algorithms: - multiplication of two -fraed-point bitody numbers in signed - magnitude sepsesentation, is done with be poocess of successive shift by add operations. -> The sign of the pooldet is determined from the signs of the multiplicand & multiplies. If they age alike, the sign of the product is positive. If they are unlike, the sign of the parduct is negotive. Haaducal Implementation for spred-magnitude data;-The hardware for multiplication consists of the equipment share below: 185 Sequence canto Banjaton component & (sugernat bit) Reallel adden 80 earer A Qs. A SLAPICE 2 6 sugger FIT 1015 Hasawal for multiply operation.


-> The multiplier is stand in the Q-sugister & its sign in as -) The sequence counter sc is initially set to a number equal to the number of bits in the multiplies. The counter is decrem ended by 1 after forming each positial pooduct. -) when the content of the counterpreaches to zeno, the product is formed and the process stops, Handware Algorithm;multiply operation multiplicand in B 7×y=2 multiplier in a s 11 BQ A. AS R RC - OS OBS As C E = carry. Ast As E Bs At O, Eto Sct n-1 (+) (-) = . ASF QS+BS QL+ QL+BS =0 = an EA ATB SHOTEAR sct-sc-l 25 × 35 1 25 ŧ0 =0 6 5 × 175 END Chaduct in Aa Fig 10.6 Flowchart An multiply operation

> Initially the multiplicand is in B & the multiplier in Q. Their corresponding signs dow in B&& B& spectively. The signs are composed, & both A and a age set to accessioned to the sign of the pooluct since a double-bength pooluct will be stand in augisters A & Q.Q. -) registers A & E and cleased & the sequence counter SC is Set to a number equal to the number of bits of the multiplieg. -> After the instalization, the lower-order bit of the multiplier in an is tested. If it is '1', the multiplicand in B is added to the present particul product in A. If it is 'o' nothing is done. -) Register EAQ is then shifted once to the sught to fam the new partial product. The sequence counter is detramented by 1 by its new value checked. if it is not equal to 2000, the process is propeased & a new positial perioduce is formed. The Pooless stops when SC=0. Booth multiplication Algorithmi - Booth algorithm gives a pooledure for multiplying broay integers in signed -2's complement supresentation. It operates on the fact that stoings of o's in the multiplies seguise no addition but just shifting, Is a stoing of it's in the multiplies from bit weight ok to weight om can be treated as off1 2M. -) As in all multiplication schemes, Booth algorithm sequires examination of the multiplies bits & shifting of the factual product

- > Brico to the slifting, the multiplicand may be added to the partial pooluct, subtoacted from the partial pooluct, or left unchanged according to the following anles;
-) The multiplicand is subtoacted from the postial product upon ancountering the first least significant 1 in a strong of d's in the multiplier.
- a) The multiplicand is added to the poartal pooduct upon encountering the first 0 in a stoing of o's in the multiplier.
 3) The partial product does not charge when the multipliery bit is identical to the paevious multipliery bit.
- -) The algorithm works for positive or negative multiplier's in a?'s complement supresentation.

-) In The digna diagram 10.8, AC & the appended bit Qn+1 are initially classed to 0 and the sequence canned sc is set to a number in equal to the number of bits in the multiplier, -) The two bits of the multiplier in an 12 anti ase inspected. If the two bits one equal to 10, it maans that the first i' in a storing of is has been encountered. This sequence a subtraction of -) If the two bits one equal to 01, it means that the first 0 in a storing of o's has been encountered. This sequences the addition of the multiplicand to the postial product in Ac. -) When the two bits are equal, the postial product day not change. An outsifier cannot occur because the addition & subtraction of the multiplicand -follow each other.





I to the above algorithm the dividend is in A & & & the divisor in B. The sign of the secult is coansferred into as to be Pase of the avuotient. A constant is sel into the sequence counter sc to specify the number of bits in the anothers.) as in multiplication, we assume that oppoinds core toursfar ed to suggisters from a memory unit that has words of n bits, since on operand must be stored with its sign, one bit of the worked will be occupied by the sign of the magnitude will consists of n-1 bits. > A duvide - overflow condition is tested by subbooking the divisor in B from half of the bits of the dividend stored in A. If A ZB, the divide - onerflow flip-flop DVF is Set & the operation is terminated porematurely. -) If A<B, no clinde overflow occupis some value of the dividend is substated by adding Bto A. -> The division of the magnitudes starts by shifting the dividend in Aa to the left with the high-cooder bit shifted into E. -) It the bit shifted into E, is 1, we know that EA>B because the consists of a 1 followed by n-1 bits while B consists of only n-1 bits.) In this case, B must be subtoocted from EA & 1, mater into an for the audient bit. since register A is missing the high-order bit of the dividend, its value is EA-2n-! 20 -> Adding to this value the a's complement of B sesultin 100 (EA-2n-1) + (2n-1-B) = EA-B.


13.) The coopy fishom this addition is not concreted to E if we want E to sumain a 's'. -) If the shift-left operation insols a 0 into E, the divisor is subboacted by odding its 2's complement value & the aboy is toorspecied into E. if E=1, it signifies that A2B; therefore, an is set to 1. If E=0, it signifies that A<B, & the original number is rescored by Adding Bto A. In -> This process is seperated again with arginized a holding the partial remainder. After n-1 times, the amotient mognitude is formed in sugister a & the sumainless is found in sugister. Floating point Arithmetic operations i-Basic considerations: - A floating point number in computer registers consists of two poorts: a montiss on & an exponente. mxo2. -) The decimal number 537.25 is Represented in a registery with m= 53725 & e=3 & is interpreted to supresent the floating -point number ·53725×103, Register configuration: The register configuration for floating-point operations is arrite similar to the layout for fixed-point operations. As a general sully the same sugisters & added used for fixed - point arithmetic are used (B) poplessing the montissag. The difference lives in the way the exponents are hondled.

Bs Ь BR pasallel-adder Pagallel addes and comparator As A A AC a Rs 2 N AR Fig 10.14 Registers for floating-point anthmetic operations. In the above figure, there are three registers, BR, OR. Each agister is subdivided into two parts. ACB -) The montissa part has the same uppercase letter symbols as in fixed-point representation. The exponent part uses the cooresponding eowercase letter symbol. -> It is assumed that each floating-point number has a mantissa in signed magne tude representation & a baised exponent. Thus a Ac has a mandissa whose sign is in As As and a magnitude that is in A. -> The exponent is in the post of the sugister denoted by the lowercase littley symbol of. The dragson shows explicitly the most significant bit of A, labeled by AI. The bit in this position must be a '1' for the number to be normalized. The symbol AC suppresents the entire sugister, the concatenation of As, A and a. -) similarly register BR is subdivided into BS, BU b, and QR into Qs, Q, and W. A provallel-addeen adds the two mantices & toonsfeers the sum into A, & the coesy into E.

14. > A separate posallel-odder is used for the exponents. > The number in the montesa will be taken as a foaction, so the binopy point is assumed to reside to the left of the magnitude -) The numbers in the segisters are assumed to be initially normalized. After each arithmetic operation, the result will be normalized. Addition & subtoaction in Dwing addition or subtoaction, the two -floating-point operands are in Ac and BR. The sum of difference is formed in AC. The algorithm can be divided into 4 constructive Parts: -1) check for zeao's 2) Align the mantissas. 3) Add & Subtract the montissas. >A floating-point number that is 2010 annot be normalized. if this number is used during the computation, the secult may also be 20010. The ollignment of the mandissas must be addied out > The flowchart, septements if BR is equal to zego, the operation is tegninated, with the value in the Acbeing the secult. If AC is eared to zero, we transfer the content of BR into AC 0 also complement its sign if the numbers age to be Subtracted. If neither number is equal, to zero, we proceed to algin the mantissas. -) The moginature comparator attached to exponents a & b Poorvides there outputs that indicate their selative magnitude


-> If the two exponents are earled, we go to perform the authmetic operation. if the exponents are not earrol the mantiss having the smalley exponent is shifted to the sight and its exponent incoencented. This pooless is repeated until the two exponents agre equal. add or subbact 40 =0 A 80 =0 acb asb alb ACEBR a=b Allon Montissas Add sher A shon B deck -for Zegos sub sub Add Ast As =0 ASEBS 0 ASEBS EAC ATBH EAL ATB montissa oddition 87 ACATI =0 subboatt ACA +0 =0 =0 =0 =1 ACEO -Nomalization She A shon A E-a-I ALE acatl END Fig 10.15 Addition & subtraction of floating-point numbers.

The magnitude pair is added as subtoacted depending on the operation and the signs of the two mantissas. if an aver(low accuss when the magnitudes are added, it is toorspecied into -(lip-flop E. > Ib E is equal to 1, the bit is toansforced into A1 and all other bits of A one shifted right. The exponent must be incremented to mountain the consect number No underfloce may occur in this Case because the original mantissa that was not slifted during the algoment was already in a normalized position. -) If the magnitudes were subtracted, the result may be 2010, 00 may have an unlorflow. If the mantissa is 2010, the entire floating -Point number in the AC is made zeno. otherwise the mantissa must have at least one bit that is equal to 1. The mantisses has an underflow if the most significant bit in passible: position AI is O. -) In that case, the montion is shifted left 6 the exponent decoenented. The bit in Aijs chected again 8 the process is supeated untilitis canal to 1. when AI=J, the mantissa is normalized & the operation is completed. Multiplication: The multiplication of 600 floating - point numbers requises that we multiply the mantissas & add the exponents. No compeonersion of exponents or alignment of mantissas is necessary. The multiplication of the mantissas is peorformed in the some way as in -fized-point to provide a double-powerision psychuck. The double powerision answer is used in fixed-point numbers to increase the accuracy of -> The multiplication algorithm can be subdivided into 2 posts:) check for zegos &) add the exponents. 3) multiply the mantissas 4) normalise the product.



The flowchart, sepresents if either opeand is earral to zego, the Product in the AC is set to 2000 & the operation is farminaded. If neigher of the operands is equal to zero, the process continues with the exponent addition. > The exponent of the multiplies is in a & the addess is between exponents a sub. It is necessary to toansfer the exponents from ar to a, and the two exponents, & toonsfer the sum into a. since both exponents are biased by the addition of a constant, the exponent sum will have double this bias. The correct biased exponent for the pooduct is obtained by subtacting the bias number from the sum. -) The psiduct may have an underflow, so the most significant bit in A is checked. If it is a 1, the poduct is allowing normalized. If it is a 0, the mantissa in the is shifted left & the exponent decremented. Note that only one normalization shift is necessary. The multiplies & multiplicand were orginally normalized & contained forctions. The smallest normalized operand is 0.1, so the smallest possible paroduct is 0.01. So rong one leading 200 may occupi. Floating point division acquises that the exponents Division i be subtoacted & the mantissa divided. The mantissa division is done as in fixed point except that the dividend has a Single - parecision mantissa that is placed in the AC. Remember that the mantissa dividend is a foraction & not an -> F81 integer supresentation, a single-precision dividend must be placed in register a & register A must be deared.

-) The zego's in A are to the left of the broady Point and have no significance. In focation preparesentation, a single - precision dividend is placed in register A and register a is cleaned. The zeros in a casto the right of the binary point and have no significance. -) The check for divide-overflow is the same as infixed-point suppresentation. For normalized operands this is a sufficient Operation to ensure that no mantissa divide-outoflew will occuse. The operation above is seferred as a dividend alignment -) The division of two normalized operations-floating-point numbers will always result in a normalized audient provided that a dividend alginment is corried authorized the division. -) The division algorithm on be subdivided into five parts: check for zegos. 2 2) Initialize registers & evaluate the sign 3) Align the dividend. 4) subtoact the exponents Divide the mantissof. り In the diagram the two operands are checked forza. If the divisor is zego, it indicates on attempt to divide by zoro, which is an ellegal operation. The operation is with an esionar message. An allesinative perceduae would be to set the quotient in ar to the most positive number possible or to the most negative possible.



>If the dividend in Ac is zero the quotient in QR is mode zero & the operation traminates. > If the operands are not 2000, we proceed to determine the sign of the anothert and store it in the thosen of the dividend in As is left unchanged to be the sign of the semainder. The a gregistery is deared by the seavence counter sc is set to a number equal to the number of bits in the anothert.) The two foractions are compared by a subtraction test. The coppy in E determines their relative magnitude. The devidend focution is substated to its original value by adding the division If AZB, it is necessary to shift A one to the sught & increment the dividend exponent. Since both operands are normalized, this alignment ensure that A = B. -) Next, the diviser exponent is subtoacted from the dividend exponent. Since both exponents were obiginally bland, the Subtraction operation gives the difference without the bigs. The bias is then orded & the sesult toons feared into 'a' because the avuolent is formed in BR. I The magnitudes of the mantisers are divided as in the fixed-point case. After the operation, the montissa quatient presides in a githe semainder in A. -) The servounder on be converted to a normalized faction by subtoading not form the dividend exponent & by shift I decoement until the bit in AI is equal 1.

Decimal Arithmetic Unit: - The user of a computer prepares data with decimal numbers and receives result in decimal form. A CPU with an anithmetic logic unit can perblim arithmetic microoperations with binary date. To Perform adithmetic operations with decimal data, it is necessary to convert the input decimal numbers to bindry, to perform all calculations with brooky numbers, & to connect the Desults into decimal. This may be an efficient method in applications sequescing a longe number of calculations & a Selatively smalley amount of input & output dater. -) Electronic calculattis invaguably use an integral decimal asiethnetic unit, since inputs & outputs are frequent. There does not seem to be a reason for convolting the terrorad enput numbers to biroby & again converting the displayed results to decimal, since this process requires special circuity & also takes a longer time to execute. -) A decimal another unit is a digital function that Pertorns decimal microoperations. It can odd or subtoact decimal numbers, usually by formatting the gis or rois complement of the Subtoakend. BCD Adder,'- consider the arithmetic addition of two decimal digits in BCP, together with a possible coory from a previous stage since each input digit does not exceed 9, the 100,9+9+1=19, the'l'in the output sum anot be Sum being on any

-> Suppose that we apply two BCD digits to a 4-bit binary addess. The orddoor will from the sum in bindoug & pooluce a Desult that may enonge from oto 19. 1.1.1.1 4-bit binasy addoor COON 6004 24 22 21 out output Cassy "0" 4-bit brasy odder. 54 52 51 Block diagram of BCD addes. Fig 10.8 > In the above lable the binday numbers are labeled by symbols k, 28, 24, 22 and 21. Kis the coay of the Subscripts under the letter 2 sepresent the weights 81412 81 that can be assigned to the four bits in the BCD code.

-) The first column in the table lists the binary sums as -) The first column in the table lists the binary order. The they appears in the autputs of a 4-bit binary order. The output sum of two decimal numbers must be represented in BCD & should appears in the form listed in the Second column of the table. If The problem is to find a simple such by which the bindy number in the first column on be converted to the coorect BCD digit sepsesentation of number in the second column.) when the binday sum is earnal to or less than 1001, the coerespond ing BCD numbers is identical & theraffile no conversion is needed. -> when the binday normalist sum is greated than 1001, we obtain a norvalid BCD supresentation.) one method of ording decimal numbers in BCD would be to employ one 4-bit broay adder and perform the arithmetic operation one digit at a time. The low-order pair of BCD digits is first added to produce a broay sum. If the result is eared or greater than 1010, it is consected by odding one to the binday sum. > The condition for a consection the and an output - cooryon be expressed by the Booloon Function.

C = Ff 2824 + 2828.

when C=1, it is necessary to add oild to the birday sum & Bravide on output - coary for the next stoge,) A BCD adden is a circuit that adds two BCD digits in proallel and produces a sum digit also in BCD. A BCD added must include the consection logic in its internal constauction. To add only to the binagy symacuse a second 4-bit binagy addeg. -) In diagram shows the block diagram, of BCD adder, the two decimal digits, together with the input - casey, one first added in the, top 4-bit binary added to produce the binary 1 -) when the output - casery is equal to 'o', nothing is added to the binary sum, when it is earnal to 1, binary 0110 is added to the broomy sym change the bottom 4-bit broay addeen.


× 000000000000000000000000000000000000	0 0 0 0 0 0 0 0 0	0000	22 0 0 1 1 0 0	0 1 0 1 0 1 0		5g 0 0 0 0 0	54 0 0 0	52 0 1 1	51 0 1 0 1	oecimal 0 1 2 3
	000000000000000000000000000000000000000	0	0 1 1 0	I	0 0 0 0	0 0 0 0	0 0		1	1 2-
	0 0 0 0	0	1 1 0		0 0 0	0 0 0	0	0 	1 0 1	1 2 3
	0 0 0			0 1 0 1 0	0 0 0	0 0		1 1	0 1	2- 3
	0 0 0	011		1 0 1 0	0	0 0		1	I	3
	0))))		0	0	0		•	·	
	0	1 1. 1	0	1			1		•	4
0 0 0	0 0 1 1	۱. ۲	1	0		0	1	0	1	5
0	0 1 1	1	1		0	0.			0	6
0	1		1	1	OCRE	0	i	1:	1	ч
	1	0	0	D	0		0	0	0	8
→ +		0	80	1	0	1	0	0	Ĭ	9
Pris	ad	does :	stage	ls with	the ou	itput	- 68	ng t	form c	digits nee ne Stage ster stag
BC Sult U a ting each Su) s sadu ddng code bit bisa	in the	to dis e co each	any the the m complex de. = BcD d	ols or ols or inuid mont o ft must igit foo	e ecc sinet sinet somot be -	compl the BC be co (B) mer	al t lement p is btain l by	not not ed by a co	abon the the subtor a selb-cc y compler cuit the artel in p coded sop

These are two possible consection methods. In the flost method, binagy 1010 (decimal 10) is added to each complemented digit & the coorgy discounded after each addition. -) to second method, binagy on (decimal 6) is added before the digit is complemented. As a numerical example, the 9's complement of BCD 0111 (decimality) is computed by first complementing each bit to obtain 1000. Adding broay 1010 & discooling the values carry) me obtain 0010 (decimal 2). -) By second method, we add ollo to oll to obtain 1101. compleme. each bit, we obtain the sequired result of 0010. Complementing each bit of a 4-bit broay number in' is identical to the subtraction of the number form IIII (decinal 15). -) Adding the binary carrivation of decimal 10 gives 15-N+10=9-NH But 16 signifies the analy that is discoglided, so the sesut is 9-al) odding the binary equivalent of decimal 6 Utbon complementing gives 15-(N+6)=9-N as rearrised. -> The q's complement of a BCD digit can also be obtained through a combinational cigicuit. when this cigcuit is attached to a BCD adden, the secult is a BCD adden subtractor. -) Let the subtoahond or (addend) digit be denoted by the four binoay vasciables BR, B4, B2 & B1. Let M be a mode bit that controls the add[subtoact operation, when M=0, the two digits are added; when M=1, the digits are subtracted. -) let the binary variables x8, x4, 22 kx, be the outputs of the q's complemented circuit. Bi should always be complemented; B2 is always the same in the 9's complement as in the original digit; x 4 is '1' when exclusive or of B2 8 B4 is 1.


> And res is '1' when B& B + B2 = 000. The Boolean functions for the q's complementer ascuit are 1 = BIM'+ B, M 812 = B2 24 = B4M+ (B4B2+ B4B2) M. 28 = B8M'+ B8 B4 B M. Forn these equations we see that a=B when M=0. When Mcl, the a outputs produce the g's complement of B. Decimal Aoithmetic operations :- The algorithms for outhmetic operations with decimal sta one similar to the algorithms for the corresponding operations with bhasy data. In-fact, except for a slight modification in the multiplication & division algorithms, the some flowhosts can be used for both types of data provided that we interposed the microoperation symbols properly. Decimal numbers in BCD are stored in computer acquisters in groups of four bits. Each 4-bit group separats a decimal digit & must be taken as a unit when performing decimal microoperations. Fig 10.19: one stage of a B4 B2 B1 decinal asithmetic unit BCD 9'S Μ complementer AS A4 A2 AI BGD adder. ci Citl Su S2

-> Howen we will use the same symbols for binoxy & decirred Ogethmetic micocoperations but give. them a dibboent interpretation. As shown in table below, a bar over the segister letter symbol denotes the gis complement of the decirred number stored in the Segister.
Symbolic Designation A C A 1B+1 A C A 1B+1 C C C A 1B+1 C C C C A 1B+1 C C C C C C C C C C C C C C C C C C C
Ale ditting distant
> Tradementing a decovernenting a suggister is the same for binary > Tradementing a decovernenting a suggister is the same for binary and decimal except for the number of states that the suggister is allowed to have. A binary counter goes through 16 states, allowed to have. A binary counter goes through 16 states,
form 0000 to 1111, and not 1001 & back to 0000, through 10 states from 0000 to 1001 & back to 0000, since 9 is the lost count. similarly, a binary counter sequences from 1111 to 0000 when decommented. A decimal counter goes from 1001 to 0000.

Addition & subtraction :- The algorithm for addition and subtraction of bloggy syned-magnitude numbers applies also to decimal Signed - magnitudes numbers provided that we integrate the micocoperation symbols in the people names. similarly the algorithm As binagy signed - 2's complement numbers applies to decimal signed-10's complement numbers. -) The binasy data must employ a binasy oublest and a complementary. The decimal doce must employ a decimal arithmetic unit capable of adding two BCD numbers & formatting the q's complement of the subtochend, as shown in figure one stage of a decimal azithmetic unit. -) Decimal data con be added in three different ways, The pasallel method uses a decimal asiltmetic unit composed of as many BCD address as these are digits in the number. The sum is formed in pasallel & services only one microoperation. In digit - serial bit-posallel method, the digits are applied to a single BCD added senially, while the bits of each coded digit are toorsferred in parallel. The sum is formed by Shifting the decimal numbers through the BCD added one at a > F& K decimal digits, this configuration requires K microoperat ions, one for each decimal shift. In all the serial adder, the bits one shifted one at a time though a full - addess. -> The binary sum formed after four shifts must be rooseved into a valid BCD digit.



-> The provallel method is fast but seavinges a large number Of address. The digit-sessial bit-provallel method searcises only one BCD address, which is should by all the digits. -) It is slower than the parallel method because of the time required to shift the digits. The all segial method requires a minimum amount of equipment but is very slow. Multiplication in the multiplication of fixed-point decimal numbers is similary to broay except por the way the partial products are formed. A decimal multiplieg has digits that gange in value from o to 9, whereas a binagy multiplier has only o & 1 digits. -) In the binary case, the multiplicand is added to the partial product if the multiplicen bit is 1. For the decimal case, the multiplicend must be multiplied by the digit multiplies & the result added to the partial product. -) This operation on be accomplished by adding the multiplicand to the promote partial product a number of times equal to the value of the multiplies digit. 103 10 10 SL 10 BS Be - K=4 BCD anithmetic unit E As 102 100 102 103 В 10 Ae 10 AS Q Incoenent A Decrement 10.21 Registers for decimal authmetic multiplication & Division. FIG



7 A decimal operand coming foom momony consists of 17 pro one bit (the sign) is toonspared to BS & the magnitude of the the operand is placed in the lower 16 bits of B. Both Be & As are cleared initially. The result of the operation is also 17 bits long & does not use the Are part of the Arggiste -) The decimal multiplication algorithm shown in diagson. -) Initially, the entione A register & Be are deared & the Sequence counter scis set to a number K equal to the number of digits in the multiplier. The low -order digit of the multiplicer in QL is checked. If it is not equal to o, the multiplicand in B is added to the Pastial product in A one & 7 QL is cheeked again & the process is seperated until It is equal to 'o'. For this way, the multiplicand in B is added to the postial product a number of times equal to the multiplien dégit. Any temposary overflow digit will reside in Are & an singe in value from a to 9. -) Next, the poweral product & the multiplier are shifted once a to the sught. This places 2000 in the & toonsfers the rest multiplies quotient into QL. The products is then repeated K-times to form a double - length product in AQ. olivision; Decimal division is similar to binary division eacept of course that the arustient digits may have any of the 10 values from o to 9. In the sestroning division method, the divisor is subsocieted from the dividend or partial semainder as many times as necessary until a regative semainder sesults.

24. > The consect someindes is then settled by odding the diviser. The digit in the quotient setlets the number of subtractions up to but excluding the one that caused the negative difference. Divide DivisoinB Dividend in Ad check ff overflow 05->ASEBS SCE-K, BECO ASR AD EAL A+B+1 =0 =1 AZGV A<B QLE-QL+1 AC A+B EAK-A+B+1 2 SLL-SL-1 Fig 10:23 Flauthaut for decimal division. =D =0 (outent in a) The decimal division algorithm is similar to the algorithm with binoay about except for the way the amotient bits are formed. The dividend (8) partial remainder) is shifted to the left, with its most significant digit placed in Ae. -) The division than subtoacted by ordering its loss complement Value. Since Be is initially closed, its complement value is . 9 as sequired. The cossy in E determines relative mognitude of ABB.

If E=0, it signifies that A=0. In this are then divised is acted to service the putial semainder & of stays at 0. If E=1, it signifies that AZB. The public digit in QL is incremented once & the divised subtracted again.
-) This process is seperated until the subtraction security in a negative dibbesance which is decognized by E being 0.
-) when this accurs, the aucotient digit is not incremented.
-) when this accurs, the aucotient digit is not incremented.
-) this way, the aucotient digits is made earal to the This way, the aucotient digits is made earal to the number of thes that the postial semainder "goe"

into the diviser.

Input-Output organization

Peripheral devices

- In addition to the processor and a set of memory modules, the third key element of a computer system is a set of input-output subsystem referred to as I/O, provides an efficient mode of communication between the central system and the outside environment.
- Programs and data must be entered into computer memory for processing and results obtained from computations must be recorded or displayed for the user.
- Devices that are under the direct control of the computer are said to be connected online. These devices are designed to read information into or out of the memory unit upon command from CPU.
- Input or output devices attached to the computer are also called peripherals.
- Among the most common peripherals are keyboards, display units, and printers.
- Perhaps those provide auxiliary storage for the systems are magnetic disks and tapes.
- Peripherals are electromechanical and electromagnetic devices of some complexity.
- We can broadly classify peripheral devices into three categories:
 - **Human Readable**: Communicating with the computer users, e.g. video display terminal, printers etc.
 - **Machine Readable**: Communicating with equipments, e.g. magnetic disk, magnetic tape, sensor, actuators used in robotics etc.
 - **Communication**: Communicating with remote devices means exchanging data with that, e.g. modem, NIC (network interface Card) etc.




Fig: Block diagram of Peripheral device

- Control signals determine the function that the device will perform such as send data to I/O module, accept data from I/O module.
- Status signals indicate the state of the device i.e. device is ready or not.
- Data bits are actual data transformation.

Computer Organization and Architecture

- Control logic associated with the device controls the device's operation in response to direction from the I/O module.
- The transducer converts data from electrical to other forms of energy during output and from other forms to electrical during input.
- Buffer is associated with the transducer to temporarily hold data being transferred between the I/O module and external devices i.e. peripheral environment.

Input Device

- Keyboard
- Optical input devices
 - o Card Reader
 - o Paper Tape Reader
 - Optical Character Recognition (OCR)
 - Optical Bar code reader (OBR)
 - o Digitizer
 - Optical Mark Reader
- Magnetic Input Devices
 - Magnetic Stripe Reader
 - Magnetic Ink Character Recognition (MICR)
 - Screen Input Devices
 - o Touch Screen
 - o Light Pen
 - o Mouse
- Analog Input Devices

Output Device

- Card Puncher, Paper Tape Puncher
- Monitor (CRT, LCD, LED)
- Printer (Impact, Ink Jet, Laser, Dot Matrix)
- Plotter
- Analog
- Voice

I/O modules

• I/O modules interface to the system bus or central switch (CPU and Memory), interfaces and controls to one or more peripheral devices. I/O operations are accomplished through a wide assortment of external devices that provide a means of exchanging data between external environment and computer by a link to an I/O module. The link is used to exchange control status and data between I/O module and the external devices.




Fig: Model of I/O module

- Peripherals are not directly connected to the system bus instead an I/O module is used which contains logic for performing a communication between the peripherals and the system bus. The reasons due to which peripherals do not directly connected to the system bus are:
 - There are a wide variety of peripherals with various methods of operation. It would be impractical to incorporate the necessary logic within the processor to control a range of devices.
 - The data transfer rate of peripherals is often much slower than that of the memory or processor. Thus, it is impractical to use high speed system bus to communicate directly with a peripheral and vice versa.
 - Peripherals often use different data format and word length than the computer to which they are connected.
- Thus an I/O module is required which performs two major functions.
 - Interface to the processor and memory via the system bus
 - Interface to one or more peripherals by tailored data links

I/O Module Functions

• The I/O module is a special hardware component interface between the CPU and peripherals to supervise and synchronize all I/O transformation The detailed functions of I/O modules are;

Control & Timing: I/O module includes control and timing to coordinate the flow of traffic between internal resources and external devices. The control of the transfer of data from external devices to processor consists following steps:

- The processor interrogates the I/O module to check status of the attached device.
- The I/O module returns the device status.
- $\circ~$ If the device is operational and ready to transmit, the processor requests the transfer of data by means of a command to I/O module.
- The I/O module obtains the unit of data from the external device.
- \circ $\,$ The data are transferred from the I/O module to the processor.

Processor Communication: I/O module communicates with the processor which involves:

Computer Organization and Architecture

- Command decoding: I/O module accepts commands from the processor.
- Data: Data are exchanged between the processor and I/O module over the bus.
- Status reporting: Peripherals are too slow and it is important to know the status of I/O module.
- Address recognition: I/O module must recognize one unique address for each peripheral it controls.

Device Communication: It involves commands, status information and data.

Data Buffering: I/O module must be able to operate at both device and memory speeds. If the I/O device operates at a rate higher than the memory access rate, then the I/O module performs data buffering. If I/O devices rate slower than memory, it buffers data so as not to tie up the memory in slower transfer operation.

Error Detection: I/O module is responsible for error detection such as mechanical and electrical malfunction reported by device e.g. paper jam, bad ink track & unintentional changes to the bit pattern and transmission error.

I/O Module Structure




Fig: Block diagram of I/O Module

- The I/O bus from the processor is attached to all peripheral interfaces
- To communicate with the particular devices, the processor places a device address on the address bus.
- Each interface contains an address decoder that monitors the address line. When the interface detects the particular device address, it activates the path between the data line and devices that it controls.
- At the same time that the address is made available in the address line, the processor provides a function code in the control way includes control command, output data and input data.

I/O Module Decisions

- Hide or reveal device properties to CPU
- Support multiple or single device

Computer Organization and Architecture

- Control device functions or leave for CPU
- Also O/S decisions
 - o e.g. Unix treats everything it can as a file

Input-Output interface

- Input-Output interface provides a method for transferring information between internal storage (such as memory and CPU registers) and external I/O devices.
- Peripherals connected to a computer need special communication l nks for interfacing them with the central processing unit.
- The communication link resolves the following *differences* between the computer and peripheral devices.
 - Devices and signals
 Peripherals Electromechanical Devices
 CPU or Memory Electronic Device
 - Data Transfer Rate Peripherals - Usually slower
 CPU or Memory - Usually faster than peripherals
 Some kinds of Synchronization mechanism may be needed
 - Unit of Information Peripherals - Byte
 CPU or Memory - Word
 - Operating Modes Peripherals - Autonomous, Asynchronous CPU or Memory – Synchronous
- To resolve these differences, computer systems include special hardware components (Interfaces) between the CPU and peripherals to supervise and synchronize all input and output interfaces.

I/O Bus and Interface Modules

• The I/O bus consists of data lines, address lines and control lines.




Fig: Connection of I/O bus to input-output devices

- Interface performs the following:
 - Decodes the device address (device code)
 - Decodes the commands (operation)
 - Provides signals for the peripheral controller

- Synchronizes the data flow and supervises the transfer rate between peripheral and CPU or Memory
- I/O commands that the interface may receive:
 - Control command: issued to activate the peripheral and to inform it what to do.
 - Status command: used to test various status conditions in the interface and the peripheral.
 - Output data: causes the interface to respond by transferring data from the bus into one of its registers.
 - Input data: is the opposite of the data output.

I/O versus Memory Bus

- Computer buses can be used to communicate with memory and I/O in three ways:
 - Use two separate buses, one for memory and other for I/O. In this method, all data, address and control lines would be separate for memory and I/O.
 - Use one common bus for both memory and I/O but have separate control lines. There is a separate read and write lines; I/O read and I/O write for I/O and memory read and memory write for memory.
 - Use a common bus for memory and I/O with common control line. This I/O configuration is called memory mapped.

Isolated I/O versus Memory Mapped I/O


• Isolated I/O

- Separate I/O read/write control lines in addition to memory read/write control lines
- Separate (isolated) memory and I/O address spaces
- Distinct input and output instructions

• Memory-mapped I/O

- A single set of read/write control lines (no distinction between memory and I/O transfer)
- Memory and I/O addresses share the common address space which reduces memory address range available
- No specific input or output instruction so the same memory reference instructions can be used for I/O transfers
- Considerable flexibility in handling I/O operations

Example of I/O Interface




- Information in each port can be assigned a meaning depending on the mode of operation of the I/O device
 - Port A = Data; Port B = Command; Port C = Status
- CPU initializes (loads) each port by transferring a byte to the Control Register
 - Allows CPU can define the mode of operation of each port
 - *Programmable Port*: By changing the bits in the control register, it is possible to change the interface characteristics

Modes of transfer

- Data Transfer between the central computer and I/O devices may be handled in a variety of modes.
- Some modes use CPU as an intermediate path, others transfer the data directly to and from the memory unit.
- Data transfer to and from peripherals may be handled in one of three possible modes.
 - Programmed I/O
 - Interrupt Driven I/O
 - o Direct Memory Access (DMA)





Programmed I/O

- Programmed I/O operations are the result of I/O instructions written in the computer program.
- In programmed I/O, each data transfer in initiated by the instructions in the CPU and hence the CPU is in the continuous monitoring of the interface.
- Input instruction is used to transfer data from I/O device to CPU, store instruction is used to transfer data from CPU to memory and output instruction is used to transfer data from CPU to I/O device.
- This technique is generally used in very slow speed computer and is not a efficient method if the speed of the CPU and I/O is differen.





Fig: Data transfer from I/O device to CPU

- I/O device places the data on the I/O bus and enables its data valid signal
- The interface accepts the data in the data register and sets the F bit of status register and also enables the data accepted signal.
- Data valid line is disables by I/O device.
- CPU is in a continuous monitoring of the interface in which it checks the F bit of the status register.
 - $\circ~$ If it is set i.e. 1, then the CPU reads the data from data register and sets F bit to zero
 - If it is reset i.e. 0, then the CPU remains monitoring the interface.
- Interface disables the data accepted signal and the system goes to initial state where next item of data is placed on the data bus.



Characteristics:

- Continuous CPU involvement
- CPU slowed down to I/O speed
- Simple
- Least hardware

Polling, or polled operation, in computer science, refers to actively sampling the status of an external device by a client program as a synchronous activity. Polling is most often used in terms of input/output (I/O), and is also referred to as **polled I/O or software driven I/O**.

Interrupt-driven I/O

- Polling takes valuable CPU time
- Open communication only when some data has to be passed -> *Interrupt*.
- I/O interface, instead of the CPU, monitors the I/O device
- When the interface determines that the I/O device is ready for data transfer, it generates an *Interrupt Request* to the CPU
- Upon detecting an interrupt, CPU stops momentarily the task it is doing, branches to the service routine to process the data transfer, and then returns to the task it was performing

The problem with programmed I/O is that the processor has to wait a long time for the I/O module of concern to be ready for either reception or transmission of data. The processor, while waiting, must repeatedly interrogate the status of the I/O module. As a result, the level of the performance of the entire system is severely degraded. An alternative is for the processor to issue an I/O command to a module and then go on to do some other useful work. The I/O module will then interrupt the processor to request service when it is ready to exchange data with processor. The processor then executes the data transfer, and then resumes its former processing. The interrupt can be initiated either by software or by hardware.

Interrupt Driven I/O basic operation

- CPU issues read command
- I/O module gets data from peripheral whilst CPU does other work
- I/O module interrupts CPU
- CPU requests data
- I/O module transfers data

Interrupt Processing from CPU viewpoint

- Issue read command
- Do other work
- Check for interrupt at end of each instruction cycle
- If interrupted:-
 - Save context (registers)
 - o Process interrupt
 - o Fetch data & store




Fig: Simple Interrupt Processing

Priority Interrupt

- Determines which interrupt is to be served first when two or more requests are made simultaneously
- Also determines which interrupts are permitted to interrupt the computer while another is being serviced
- Higher priority interrupts can make requests while servicing a lower priority interrupt

Priority Interrupt by Software (Polling)

- Priority is established by the order of polling the devices (interrupt sources), that is identify the highest-priority source by software means
- One common branch address is used for all interrupts
- Program polls the interrupt sources in sequence
- The highest-priority source is tested first
- Flexible since it is established by software
- Low cost since it needs a very little hardware
- Very slow

Priority Interrupt by Hardware

- Require a priority interrupt manager which accepts all the interrupt requests to determine the highest priority request
- Fast since identification of the highest priority interrupt request is identified by the hardware
- Fast since each interrupt source has its own interrupt vector to access directly to its own service routine

1. Daisy Chain Priority (Serial)




Fig: Daisy Chain priority Interrupt

- Interrupt Request from any device
- CPU responds by INTACK
- Any device receives signal(INTACK) at PI puts the VAD on the bus
- Among interrupt requesting devices the only device which is physically closest to CPU gets INTACK and it blocks INTACK to propagate to the next device




Fig: One stage of Daisy chain priority arrangement

2. Parallel Priority




Fig: Parallel priority interrupts hardware

- IEN: Set or Clear by instructions ION or IOF
- IST: Represents an unmasked interrupt has occurred. INTACK enables tristate Bus Buffer to load VAD generated by the Priority Logic
- Interrupt Register:
 - Each bit is associated with an Interrupt Request from different
 - Interrupt Source different priority level
 - Each bit can be cleared by a program instruction
- Mask Register:
 - Mask Register is associated with Interrupt Register
 - Each bit can be set or cleared by an Instruction

Priority Encoder

Determines the highest priority interrupt when more than one interrupts take place

Inputs	Outputs	
	x y IST	Boolean functions
ddd	0 0 1	
0 1 d d	0 1 1	
00 1d	1 0 1	$\mathbf{x} = \mathbf{I}_0 \cdot \mathbf{I}_1 \cdot \mathbf{I}_1$
0 0 0 1	1 1 1	$y = I_0^{1} I_1 + I_0^{1} I_2^{1}$
0 0 0 0	dd 0	$(IST) = I_0 + I_1 + I_2 + I_3$

Fig: Priority Encoder Truth Table

Interrupt Cycle

At the end of each Ins ruction cycle

- CPU checks IEN and IST
- If IEN and IST = 1, CPU -> Interrupt Cycle
 - \circ SP \leftarrow SP 1; Decrement stack pointer
 - \circ M[SP] \leftarrow PC; Push PC into stack
 - INTACK \leftarrow 1; Enable interrupt acknowledge
 - \circ PC \leftarrow VAD; Transfer vector address to PC
 - IEN \leftarrow 0; Disable further interrupts
 - o Go To Fetch to execute the first instruction in the in errupt service routine

Direct Memory access

- Large blocks of data transferred at a high speed to or from high speed devices, magnetic drums, disks, tapes, etc.
- DMA controller Interface that provides I/O transfer of data directly to and from the memory and the I/O device
- CPU initializes the DMA controller by sending a memory address and the number of words to be transferred
- Actual transfer of data is done directly between the device and memory through DMA controller -> Freeing CPU for other tasks

The transfer of data between the peripheral and memory without the interaction of CPU and letting the peripheral device manage the memory bus directly is termed as Direct Memory Access (DMA).




Fig: CPU bus signal for DMA transfer

The two control signals Bus Request and Bus Grant are used to fascinate the DMA transfer. The bus request input is used by the DMA controller to request the CPU for the control of the buses. When BR signal is high, the CPU terminates the execution of the current instructions and then places the address, data, read and write lines to the high impedance state and sends the bus grant signal. The DMA controller now takes the control of the buses and transfers the data directly between memory and I/O without processor interaction. When the transfer is completed, the bus request signal is made low by DMA. In response to which CPU disables the bus grant and again CPU takes the control of address, data, read and write lines.

The transfer of data between the memory and I/O of course facilitates in two ways which are DMA Burst and Cycle Stealing.

DMA Burst: The block of data consisting a number of memory words is transferred at a time.

Cycle Stealing: DMA transfers one data word at a time after which it must return control of the buses to the CPU.

- CPU is usually much faster than I/O (DMA), thus CPU uses the most of the memory cycles
- DMA Controller steals the memory cycles from CPU
- For those stolen cycles, CPU remains idle
- For those slow CPU, DMA Controller may steal most of the memory cycles which may cause CPU remain idle long time

DMA Controller

The DMA controller communicates with the CPU through the data bus and control lines. DMA select signal is used for selecting the controller, the register select is for selecting the register. When the bus grant signal is zero, the CPU communicates through the data bus to read or write into the DMA register. When bus grant is one, the DMA controller takes the control of buses and transfers the data between the memory and I/O.




Fig: Block diagram of DMA controller

The address register specifies the desired location of the memory which is incremented after each word is transferred to the memory. The word count register holds the number of words to be transferred which is decremented after each transfer until it is zero. When it is zero, it indicates the end of transfer. After which the bus grant signal from CPU is made low and CPU returns to its normal operation. The control register specifies the mode of transfer which is Read or Write.

DMA Transfer

• DMA request signal is given from I/O device to DMA controller.

- DMA sends the bus request signal to CPU in response to which CPU disables its current instructions and initialize the DMA by sending the following information.
 - The starting address of the memory block where the data are available (for read) and where data to be stored (for write)
 - \circ The word count which is the number of words in the memory block
 - Control to specify the mode of transfer
 - Sends a bust grant as 1 so that DMA controller can take the control of the buses
 - DMA sends the DMA acknowledge signal in response to which peripheral device puts the words in the data bus (for write) or receives a word from the data bus (for read).




Fig: DMA transfer in a computer system

DMA Operation

- CPU tells DMA controller:
 - o Read/Write
 - Device address
 - o Starting address of memory block for data
 - Amount of data to be transferred
 - CPU carries on with other work
- DMA controller deals with transfer
- DMA controller sends interrupt when finished

I/O Processors

- Processor with direct memory access capability that communicates with I/O devices
- Channel accesses memory by cycle stealing

- Channel can execute a Channel Program
- Stored in the main memory
- Consists of Channel Command Word(CCW)
- Each CCW specifies the parameters needed by the channel to control the I/O devices and perform data transfer operations
- CPU initiates the channel by executing a channel I/O class instruction and once initiated, channel operates independently of the CPU

A computer may incorporate one or more external processors and assign them the task of communicating directly with the I/O devices so that no each interface need to communicate with the CPU. An I/O processor (IOP) is a processor with direct memory access capability that communicates with I/O devices. IOP instructions are specifically designed to facilitate I/O transfer. The IOP can perform other processing tasks such as arithmetic logic, branching and code translation.





Fig: Block diagram of a computer with I/O Processor


The memory unit occupies a central position and can communicate with each processor by means of direct memory access. The CPU is responsible for processing data needed in the solution of computational tasks. The IOP provides a path for transferring data between various peripheral devices and memory unit.

In most computer systems, the CPU is the master while the IOP is a slave processor. The CPU initiates the IOP and after which the IOP operates independent of CPU and transfer data between the peripheral and memory. For example, the IOP receives 5 bytes from an input device at the device rate and bit capacity. After which the IOP packs them into one block of 40 bits and transfer them to memory. Similarly the O/P word transfer from memory to IOP is directed from the IOP to the O/P device at the device rate and bit capacity.

CPU – IOP Communication

The memory unit acts as a message center where each processor leaves information for the other. The operation of typical IOP is appreciated with the example by which the CPU and IOP communication.





- The CPU sends an instruction to test the IOP path.
- The IOP responds by inserting a status word in memory for the CPU to check.
- The bits of the status word indicate the condition of the IOP and I/O device, such as IOP overload condition, device busy with another transfer or device ready for I/O transfer.
- The CPU refers to the status word in in memory to decide what to do next.
- If all right up to this, the CPU sends the instruction to start I/O transfer.
- The CPU now continues with another program while IOP is busy with I/O program.
- When IOP terminates the execution, it sends an interrupt request to CPU.
- CPU responds by issuing an instruction to read the status from the IOP.
- IOP responds by placing the contents to its status report into specified memory location.
- Status word indicates whether the transfer has been completed or with error.

Data Communication Processor

- Distributes and collects data from many remote terminals connected through telephone and other communication lines.
- Transmission:
 - Synchronous
 - Asynchronous
- Transmission Error:
 - o Parity
 - o Checksum
 - o Cyclic Redundancy Check

- Longitudinal Redundancy Check
- Transmission Modes:
 - Simples
 - Half Duplex
 - Full Duplex
- Data Link & Protocol

A data communication (command) processor is an I/O processor that distributes and collects data from remote terminals connected through telephone and other communication lines. In processor communication, processor communicates with the I/O device through a common bus i.e. data and control with sharing by each peripherals. In data communication, processor communicates with each terminal through a single pair of wires.

The way that remote terminals are connected to a data communication processor is via telephone lines or other public or private communication facilities. The data communication may be either through synchronous transmission or through asynchronous transmission. One of the functions of data communication processor is check for transmission errors. An error can be detected by checking the parity in each character received. The other ways are checksum, longitudinal redundancy check (LRC) and cyclic redundancy check (CRC).

Data can be transmitted between two points through three different modes. First is simplex where data can be transmitted in only one direction such as TV broadcasting. Second is half duplex where data can be transmitted in both directions at a time such as walkie-talkie. The third is full duplex where data can be transmitted in both directions simultaneously such as telephone.

The communication lines, modems and other equipment used in the transmission of information between two or more stations is called data link. The orderly transfer of information in a data link is accomplished by means of a protocol.


Memory Hierarchy

Memory is used for storing programs and data that are required to perform a specific task.

For CPU to operate at its maximum speed, it required an uninterrupted and high speed access to these **memories** that contain programs and data. Some of the criteria need to be taken into consideration while deciding which **memory** is to be used:

- Cost
- Speed
- Memory access time
- Data transfer rate, Reliability

How Memories attached to CPU



A computer system contains various types of memories like auxiliary memory, cache memory, and main memory.

Auxiliary Memory

The auxiliary memory is at the bottom and is not connected with the CPU directly. However, being slow, it is present in large volume in the system due to its low pricing. This memory is basically used for storing the programs that are not needed in the main memory. This helps in freeing the main memory which can be utilized by other programs that needs main memory. The main function of this memory is to provide parallel searching that can be used for performing a search on an entire word.


Main Memory

The main memory is at the second level of the hierarchy. Due to its direct connection with the CPU, it is also known as central memory. The main memory holds the data and the programs that are needed by the CPU. The main memory mainly consists of RAM, which is available in static and dynamic mode.

Cache Memory

Cache memory is at the top level of the memory hierarchy. This is a high speed

memory used to increase the speed of processing by making current programs and data available to the CPU at a rapid rate. Cache memory is usually placed between the CPU and the main memory.



5

Main Memory

- Central storage unit in a computer system
- Large memory
- Made up of Integrated chips
- Types:

RAM (Random access memory) ROM (Read only memory)

RAM (Random Access Memory)

- Random access memory (RAM) is the best known form of computer memory. RAM is considered "random access" because you can access any memory cell directly if you know the row and column that intersect at that cell. Types of RAM:-
- Static RAM (SRAM)
- Dynamic RAM (DRAM)

- Static RAM (SRAM)
 - a bit of data is stored using the state of a flip-flop.
 - Retains value indefinitely, as long as it is kept powered.
 - Mostly uses to create cache memory of CPU.
 - Faster and more expensive than DRAM.
- Dynamic RAM (DRAM)
 - Each cell stores bit with a capacitor and transistor.
 - Large storage capacity
 - Needs to be refreshed frequently.
 - Used to create main memory.





ROM

ROM is used for storing programs that are **Permanently** resident in the computer and for tables of constants that do not change in value once the production of the computer is completed

The ROM portion of main memory is needed for storing an initial program called *bootstrap loader*, witch is to start the computer software operating when power is turned on.


There are five basic ROM types:

- ROM Read Only Memory Caccord
- PROM Programmable Read Only Memory
- EPROM Erasable Programmable Read Only Memory
- EEPROM Electrically Erasable Programmable Read Only Memory
- Flash EEPROM memory


RAM and ROM Chips

 A RAM chip is better suited for communication with the CPU if it has one or more control inputs that select the chip when needed

 The Block diagram of a RAM chip is shown next slide, the capacity of the memory is 128 words of 8 bits (one byte) per word



CS1	CS2	RD	WD	Memory Function	State of data bus
0	0	*	*	Inhibit	High-impedance
0	1	*	*	Inhibit	High-impedance
1	0	0	0	Inhibit	High-impedance
1	0	0	1	Write	Input data to RAM
1	0	1	*	Read	Output data from RAM
1	1	*	*	Inhibit	High-impedance



Memory Address Map


- Memory Address Map is a pictorial representation of assigned address space for each chip in the system
- To demonstrate an example, assume that a computer system needs 512 bytes of RAM and 512 bytes of ROM
- The RAM have 128 byte and need seven address lines, where the ROM have 512 bytes and need 9 address lines

Component	Hexadecimal Address	10	9	8	7	6	5	4	3	2	1
RAM1	0000-007F	0	0	0	*	*	*	×	×	×	÷
RAM2	0080-00FF	0	0	1	÷	*	÷	÷	÷	÷	÷
RAM3	0100-017F	0	1	0	*	*	*	÷	*	*	*
RAM4	0180-01FF	0	1	1	*	÷	÷	÷	÷	×	×
ROM	0200-03FF	1	*	*	÷	÷	×	×	÷	÷	×

 The hexadecimal address assigns a range of hexadecimal equivalent address for each chip

 Line 8 and 9 represent four distinct binary combination to specify which RAM we chose

• When line 10 is 0, CPU selects a RAM. And when it's 1, it selects the ROM



17



Memory connection to the CPU

Cache memory

- If the active portions of the program and data are placed in a fast small memory, the average memory access time can be reduced
- Thus reducing the total execution time of the program
- Such a fast small memory is referred to as cache memory
- The cache is the fastest component in the memory hierarchy and approaches the speed of CPU component

- When CPU needs to access memory, the cache is examined
- If the word is found in the cache, it is read from the fast memory
- If the word addressed by the CPU is not found in the cache, the main memory is accessed to read the word

 When the CPU refers to memory and finds the word in cache, it is said to produce a hit


• Otherwise, it is a miss

 The performance of cache memory is frequently measured in terms of a quantity called hit ratio

```
Hit ratio = hit / (hit+miss)
```


- The basic characteristic of cache memory is its fast access time
- Therefore, very little or no time must be wasted when searching the words in the cache
- The transformation of data from main memory to cache memory is referred to as a mapping process, there are three types of mapping:
 - Associative mapping
 - Direct mapping
 - Set-associative mapping

• To help understand the mapping procedure, we have the following example:



Associative mapping

- The fastest and most flexible cache organization uses an associative memory
- The associative memory stores both the address and data of the memory word
- This permits any location in cache to store ant word from main memory
- The address value of 15 bits is shown as a fivedigit octal number and its corresponding 12bit word is shown as a four-digit octal number




- A CPU address of 15 bits is places in the argument register and the associative memory us searched for a matching address
- If the address is found, the corresponding 12bits data is read and sent to the CPU
- If not, the main memory is accessed for the word
- If the cache is full, an address-data pair must be displaced to make room for a pair that is needed and not presently in the cache

Direct Mapping

- Associative memory is expensive compared to RAM
- In general case, there are 2^k words in cache memory and 2ⁿ words in main memory (in our case, k=9, n=15)
- The n bit memory address is divided into two fields: k-bits for the index and n-k bits for the tag field






Memory Address	Memory Data	Addre	_	Data
00000	1220	000	00	1220
	P.	111	0 01	2222
00777 01000	2340 3450		E S	
01111	2222	MRITS	02	6710
01777 02000	4560 5670			
02777	6710			

29

Set-Associative Mapping

 The disadvantage of direct mapping is that two words with the same index in their address but with different tag values cannot reside in cache memory at the same time

 Set-Associative Mapping is an improvement over the direct-mapping in that each word of cache can store two or more word of memory





Memory Address	Memory Data	Index Address	Tag	Data	Tag	Data
00000	1220	SER POOPR	01	3450	02	5670
		111	01	2222		
00777 01000	2340 3450		SCIENCE	Ser C		
01111	2222	777	02	6710	00	2340
01777 02000	4560 5670	MRI जनमव आ				
02777	6710	CARGAGERE				
		MRI				

- Each index address refers to two data words and their associated tags
- Each tag requires six bits and each data word has 12 bits, so the word length is 2*(6+12) = 36 bits

UNIT-5

ReducedSetInstructionSetArchitecture(RISC)–The main idea behind is to make hardware simpler by using an instruction setcomposed of a few basic steps for loading, evaluating and storing operations justlike a load command will load data, store command will store the data.

ComplexInstructionSetArchitecture(CISC)–The main idea is that a single instruction will do all loading, evaluating and storing
operations just like a multiplication command will do stuff like loading data,
evaluating and storing it, hence it's complex.

Both approaches try to increase the CPU performance

- **RISC:** Reduce the cycles per instruction at the cost of the number of instructions per program.
- **CISC:** The CISC approach attempts to minimize the number of instructions per program but at the cost of increase in number of cycles per instruction.

 $CPUTime = \frac{Seconds}{Program} = \frac{Instructions}{Program} X \frac{Cycles}{Instructions} X \frac{Seconds}{Cycle}$

Earlier when programming was done using assembly language, a need was felt to make instruction do more task because programming in assembly was tedious and error prone due to which CISC architecture evolved but with up rise of high level language dependency on assembly reduced RISC architecture prevailed.

Characteristic of **RISC** –

- 1. Simpler instruction, hence simple instruction decoding.
- 2. Instruction come under size of one word.
- 3. Instruction take single clock cycle to get executed.
- 4. More number of general purpose register.
- 5. Simple Addressing Modes.
- 6. Less Data types.
- 7. Pipeline can be achieved.

Characteristic of CISC -

- 1. Complex instruction, hence complex instruction decoding.
- 2. Instruction are larger than one word size.

- 3. Instruction may take more than single clock cycle to get executed.
- 4. Less number of general purpose register as operation get performed in memory itself.
- 5. Complex Addressing Modes.
- 6. More Data types.

Example – Suppose we have to add two 8-bit number:

- **CISC approach:** There will be a single command or instruction for this like ADD which will perform the task.
- **RISC approach:** Here programmer will write first load command to load data in registers then it will use suitable operator and then it will store result in desired location.

So, add operation is divided into parts i.e. load, operate, store due to which RISC programs are longer and require more memory to get stored but require less transistors due to less complex command.

Difference –

RISC	CISC
Focus on software	Focus on hardware
	Uses both hardwired and micro
Uses only Hardwired control unit	programmed control unit
	Transistors are used for storing
Transistors are used for more	complex
registers	Instructions
Fixed sized instructions	Variable sized instructions
Can perform only Register to	Can perform REG to REG or REG to

RISC

CISC

Register Arithmetic operations	MEM or MEM to MEM
Requires more number of registers	Requires less number of registers
Code size is large	Code size is small
A instruction execute in single clock	Instruction take more than one clock
cycle	cycle
A instruction fit in one word	Instruction are larger than size of one

The general definition of a processor or a microprocessor is: A small chip that is placed inside computer as well as other electronic devices.

In very simple terms, the main job a processor is to receive input and then provide the appropriate output (depending on the input).

Modern day processors, have become so advanced that they can handle trillions of calculations per second, increasing efficiency and performance.

Both RISC and CISC architectures have been developed largely as a breakthrough to cover the semantic gap. The semantic gap, is the gap which is present between machine language and high level language.

Therefore the main objective of creating these two architectures is to improve the efficiency of software development, and by doing so, there has been several programming languages which have been developed as a result, such as Ada, C++, C, and Java etc.

These programming languages provide a high level of power and abstraction.

Therefore to allow for efficient compilation of these high level language programs, RISC and CISC are used.

What are RISC processors?


Reduced Instruction Set Computer (RISC), is a type of computer architecture which operates on small, highly optimised set of instructions, instead of a more specialised set of instructions, which can be found in other types of architectures. This architecture means that the computer microprocessor will have fewer cycles per instruction.

The word "Reduced Instruction Set" may be incorrectly interpreted to refer to "reduced number of instructions". Though this is not the case, the term actually means that the amount of work done by each instruction is decreased in terms of number of cycles.

Due to the design of Alan Turing 1946 Automatic Computing Engine, it had many characteristics that resembled RISC architecture, furthermore many traits of RISC architectures were seen in the 1960s due to them embodying the load/store approach.

That being said the term RISC had first been used by David Patterson of "Berkeley RISC project", who is considered to be a pioneer in his RISC processor designs. Patterson is currently the Vice Chair of Board of Directors of the RISC-V Foundation.

A RICS chip doesn't require many transistors, which makes them less costly to design and to produce. One of RISCs main characteristics is that the instruction set contains relatively simple and basic instruction from which more complex instructions can be produced.



The main memory holds Instruction sets AND data sets

Some the terminology which can be handy to understand:

- LOAD: Moves data from the memory bank to a register.
- **PROD:** Finds product of two operands located within the register.
- **STORE:** Moves data from a register to the memory banks.

Addressing modes: An address mode is an aspect of instruction set architecture in most CPU designs.

- The RISC architecture utilises simple instructions.
- RISC synthesises complex data types and supports few simple data types.
- RISC makes use of simple addressing modes and fixed length instructions for pipelining.
- RISC allows any register to be used in any context.
- RISC has only one cycle for execution time.
- The work load of a computer that has to be performed is reduced by operating the "LOAD" and "STORE" instructions.
- RISC prevents various interactions with memory, it does this by have a large number of registers.
- Pipelining in RISC is carried out relatively simply. This is due to the execution of instructions being done in a uniform interval of time (i.e. one click).
- More RAM is required to store assembly level instructions.
- Reduced instructions need a smaller number of transistors in RISC.
- RISC utilises the Harvard architecture
- To execute the conversion operation, a compiler is used. This allows the conversion of high-level language statements into code of its form.

- RISC processors utilise pipelining.
 - Pipelining is a process that involves improving the performance of the CPU. The process is completed by fetching, decoding, and executing cycles of three separate instructions at the same time.

A RISC architecture systems contains a small core logic processor, which enables engineers to increase the register set and increase internal parallelism by using the following techniques:

Thread Level Parallelism:

Thread level parallelism increases the number of parallel threads executed by the CPU.

Thread level parallelism can also be identified as "Task Parallelism", which is a form of parallel computing for multiple computer processors, using a technique for distributing the execution of processes and threads across different parallel processor nodes. This type of parallelism is mostly used in multitasking operating systems, as well as applications that depend on processes and threads.

Instruction Level Parallelism:

Instructions level parallelism increases the speed of the CPU in executing instructions. This type of parallelism that measures how many of the instructions in a computer can be executed simultaneously.

However Instruction level parallelism is not to be confused with concurrency. Instruction level parallelism is about the parallel election of a sequence of instructions, which belong to a specific thread of execution of a process.

Whereas concurrency is about threads of one or different processes being assigned by the CPU's core in a mannered and strict alteration or in true parallelism (provided that there are enough CPU cores).

Advantages of RISC processors

- Due to the architecture having a set of instructions, this allows high level language compilers to produce more efficient code.
- This RISC architecture allows simplicity, which therefore means that it allows developers the freedom to utilise the space on the microprocessor.
- RISC processors make use of the registers to pass arguments and to hold local variables.

- RISC makes use of only a few parameters, furthermore RISC processors cannot call instructions, and therefore, use a fixed length instruction, which is easy to pipeline.
- Using RISC, allows the execution time to be minimised, whilst increasing the speed of the overall operation, maximising efficiency.
- As mentioned above, RISC is relatively simple, this is due to having very few instructional formats, and a small number of instructions and a few addressing modes required.

Disadvantages of RISC processors

- The performance of RISC processors depends on the compiler or the programmer. The following instructions might rely on the previous instruction to finish their execution.
- RISC processors require very fast memory systems to feed various instructions, thus a large memory cache is required.

What are CISC processors?

CISC, which stands for "Complex Instruction Set Computer", is computer architecture where single instructions can execute several low level operations, for instance, "load from memory an arithmetic operation, and a memory store). CISC processors are also capable of executing multi-step operations or addressing modes with single instructions.

CISC, as with RISC, is a type of microprocessor that contains specialised simple/complex instructions.

Until recent times, all major manufacturers of microprocessors had used CISC based designs to develop their products. The reason for that was because, CISC was introduced around the early 1970's, where it was used for simple electronic platforms, such as stereos, calculators, video games, **not personal computers**, therefore allowing the CISC technology to be used for these types of applications, as it was more suitable.

However, eventually, CISC microprocessors found their way into personal computers, this was to meet the increasing need of PC users. CISC manufactures started to focus their efforts from general-purpose designs to a high performance computing orientation.

Advantageously, CISC processors helped in simplifying the code and making it shorter in order to reduce the memory requirements.

In CISC processors, each single instruction has several low level operations. Yes, this makes CISC instructions short, but complex.

Some examples of CISC processors are:

- IBM 370/168 and Intel 80486
- Also non-trivial items such as government databases were built using a CISC processor

The characteristics of CISC processors

As mentioned above, the main objective of CISC processors is to minimise the program size by decreasing the number of instructions in a program.

However to do this, CISC has to embed some of the low level instructions in a single complex instruction. Moreover, this means that when it is decoded, this instruction generates several microinstructions to execute.

The complex architecture of CISC is below:

Microprogram Control Unit:

The microprogram control unit uses a series of microinstructions of the microprogram stored in the "control memory" of the microprogram control unit and generate control signals.

Main Memory

Control Unit:

The control units access the control signals, which are produced by the microprogram control unit, moreover they operate the functioning of processors hardware.

Instructions and data path:

The instructions and the data path retrieve/fetches the opcode and operands of the instructions from the memory.

Cache and main memory:

This is the location where the program instructors and operands are stored.

Instructions in CISC are complex, and they occupy more than a single word in memory. Like we saw in RISC, CISC also uses LOAD/STORE to access the memory operands, however CISC also has a "MOVE" instruction attribute, which is used to gain access to memory operands.

Though one advantageous characteristic of the "MOVE" operation, is that it has a wider scope. This allows the CISC instructions to directly access memory operands.

CISC instruction sets also have additional addressing modes:

Auto-increment mode:

- The address of an operand is the content of the register. It is automatically incremented after accessing the registers content, in order to point to the memory location of the next operand.
- Auto-decrement mode:
 - Like "auto-increment", the address of an operand is the content of the register. However with auto-decrement, initially the contest of register is decremented, moreover then the content of the register is used as an address for an operand.
- Relative Mode:
 - The program counter is used instead of a general-purpose register. This allows to refer large range of area in memory.

Advantages of CISC processors

- Memory requirement is minimised due to code size.
- The execution of a single instruction will also execute and complete several low level tasks.
- Memory access is more flexible due to the complex addressing mode.

- Memory locations can be directly accessed by CISC instructions.
- Microprogramming is easy to implement and less expensive than wiring a control unit.
- If new commands are to be added to the chip, the structure of the instruction set does not need to be changed. This is because the CISC architecture uses general purpose hardware to carry out commands.
- The compiler doesn't have to be complicated, as the microprogram instruction sets can be written to match the high-level language constructs.

Disadvantages of CISC processors

- Although the code size is minimised, the code requires several clock cycles to execute a single instruction. Therefore decreasing the efficiency of the system.
- The implementation of pipelining in CISC is regarded to be complicated.
- In order to simplify the software, the hardware structure needs to be more complex.
- CISC was designed to minimise the memory requirement when memory was smaller and more expensive. However nowadays memory is inexpensive and the majority of new computer systems have a large amount of memory, compared to the 1970's when CISC first emerged.

RISC vs. CISC

RISC	CISC
RISC focuses on software	CISC focuses on hardware
Single clock, reduced instruction only, which means the instructions are simple compared to CISC	Multi-clock complex instructions

RISC	CISC					
Operates on Register to Register. However "LOAD" and "STORE" are independent instructions	CISC operates from Memory to Memory: The "LOAD" and "STORE" incorporated in instructions. Also uses MOVE					
RISC has large code sizes, which means it operates low cycles per second	CISC has small code sizes, high cycles per second					
Spends more transistors on memory registers	The transistors in a CISC processor are used to store complex instructions					
Less memory access	More memory access					
Implementing pipelining on RISC is easier	Due to CISC instructions being of variable length, and having multiple operands, as well as complex addressing modes and complex instructions this increases complexity. Furthermore, CISC as defined above, occupies more than a memory word. Thus taking several cycles to execute operand fetch. Implementing pipelining on CISC is complicated					

Although the above showcases differences between the two architectures, the main difference between RISC and CISC is the CPU time taken to execute a given program.

CPU execution time is calculated using this formula:

CPU time = (number of instruction) x (average cycles per instruction) x (seconds per cycle)

RISC architectures will shorten the execution time by reducing the average clock cycle per one instruction.

However, CISC architectures try to reduce execution time by reducing the number of instructions per program.

Summary and Facts

A reduced Instruction Set Computer (RISC), can be considered as an evolution of the alternative to Complex Instruction Set Computing (CISC). With RISC, in simple terms, its function is to have simple instructions that do less but execute very quickly to provide better performance.

What are **RISC** processors?

- Reduced Instruction Set Computer (RISC), is a type of computer architecture which operates on small, highly optimised set of instructions, instead of a more specialised set of instructions, which can be found in other types of architectures. This architecture means that the computer microprocessor will have fewer cycles per instruction.
- RISC processors/architectures are used across a wide range of platforms nowadays, ranging from tablet computers to smartphones, as well as supercomputers
- Thread Level Parallelism:
 - Thread level parallelism increases the number of parallel threads executed by the CPU.
- Instruction Level Parallelism:
 - Instructions level parallelism increases the speed of the CPU's executing instructions.

Advantages and Disadvantages of RISC processors Advantages:

- Greater performance due to simplified instruction set
- Uses pipelining efficiently
- RISC can be easily designed in compared to CISC
- Less expensive, as they use smaller chips

Disadvantages:

- Performance of the processor will depend on the code being executed
- RISC processors require very fast memory systems to feed different instructions. This requires a large memory cache.

The characteristics of RISC processor structure:

- Hardwired Control Unit
- Data Path
- Instruction Cache

- Data Cache
- Main Memory
- Only Load and store instructions have access to memory
- Fewer number of addressing modes
- RISC includes a less complex pipelining architecture compared to CISC

What are CISC processors?

- CISC, which stands for "Complex Instruction Set Computer", is computer architecture where single instructions can execute several low level operations. CISC processors are also capable of executing multi-step operations or addressing modes with single instructions.
- CISC, as with RISC, is a type of microprocessor that contains specialised simple/complex instructions.
- The primary objective for CISC processors is to complete a task in as few lines of assembly as possible. To accomplish this, processor hardware must be built able to comprehend and execute a series of operations.

Advantages and disadvantages of CISC processors:

Advantages:

- Allows for simple small scripts
- Using CISC, complex commands are readable
- Most code is built to be implemented on CISC

Disadvantages:

- CISC processors are larger as they contain more transistors
- May take multiple cycles per line of code, decreasing efficiency
- Lower clock speed
- Complex use of pipelining Same
- Compared to RISC, they are more complex, which means they are more expensive

The characteristics of CISC processor structure:

- Microprogram Control Unit
- Control Unit
- Instructions and data path
- Cache and main memory

CISC instruction sets also have additional addressing modes:

- Auto-increment mode
- Auto-decrement mode
- Relative Mode
- CISC uses STORE/LOAD/MOVE

Unit-5 (b) Pipelining and Vector Processing


<u> Parallel Processing:</u>

The term parallel processing indicates that the system is able to perform several operations in a single time. Now we will elaborate the scenario, in a CPU we will be having only one Accumulator which will be storing the results obtained from the current operation. Now if we are giving only one command such that "a+b" then the CPU performs the operation and stores the result in the accumulator. Now we are talking about parallel processing, therefore we will be issuing two instructions "a+b" and "c-d" in the same time, now if the result of "a+b" operation is stored in the accumulator, then "c-d" result cannot be stored in the accumulator in the same time. Therefore the term parallel processing in not only based on the Arithmetic, logic or shift operations. The above problem can be solved in the following manner. Consider the registers R1 and R2 which will be storing the operations. Now the above two instructions "a+b" and "c-d" will be done in parallel as follows.

- Values of "a" and "b" are fetched in to the registers R1 and R2
- The values of R1 and R2 will be sent into the ALU unit to perform the addition
- The result will be stored in the Accumulator
- When the ALU unit is performing the calculation, the next data "c" and "d" are brought into R1 and R2.
- Finally the value of Accumulator obtained from "a+b" will be transferred into the R3
- Next the values of C and D from R1 and R2 will be brought into the ALU to perform the "cd" operation.
- Since the accumulator value of the previous operation is present in R3, the result of "c-d" can be safely stored in the Accumulator.

This is the process of parallel processing of only one CPU. Consider several such CPU performing the calculations separately. This is the concept of parallel processing.

Concept of Parallel Processing



In the above figure we can see that the data stored in the processor registers is being sent to separate devices basing on the operation needed on the data. If the data inside the processor registers is requesting for an arithmetic operation, then the data will be sent to the arithmetic unit and if in the same time another data is requested in the logic unit, then the data will be sent to logic unit for logical operations. Now in the same time both arithmetic operations and logical operations are executing in parallel. This is called as parallel processing.

Instruction Stream: The sequence of instructions read from the memory is called as an Instruction Stream

Data Stream: The operations performed on the data in the processor is called as a Data Stream.

The computers are classified into 4 types based on the Instruction Stream and Data Stream. They are called as the Flynn's Classification of computers.

Flynn's Classification of Computers:

- Single Instruction Stream and Single Data Stream (SISD)
- Single Instruction Stream and Multiple Data Stream (SIMD)
- Multiple Instruction Stream and Single Data Stream (MISD)
- Multiple Instruction Stream and Multiple Data Stream (MIMD)

<u>SISD</u> represents the organization of a single computer containing a control unit, a processor unit and a memory unit. Instructions are executed sequentially and the system may or may not have internal parallel processing capabilities. Parallel processing in this case may be achieved by means of multiple functional units or by pipeline processing.

<u>SIMD</u> represents an organization that includes many processing units under the supervision of a common control unit. All processors receive the same instruction from the control unit but operate on different items of data. The shared memory unit must contain multiple modules so that it can communicate with all the processors simultaneously.

<u>MISD</u> structure is only of theoretical interest since no practical system has been constructed using this organization because Multiple instruction streams means more no of instructions, therefore we have to perform multiple instructions on same data at a time. This is practically impossible.

<u>MIMD</u> structure refers to a computer system capable of processing several programs at the same time operating on different data.


<u>Pipelining</u>: Pipelining is a technique of decomposing a sequential process into sub operations, with each sub process being executed in a special dedicated segment that operates concurrently with all other segments. We can consider the pipelining concept as a collection of several segments of data processing programs which will be processing the data and sending the results to the next segment until the end of the processing is reached. We can visualize the concept of pipelining in the example below. Consider the following operation: Result=(A+B)*C

- First the A and B values are Fetched which is nothing but a "Fetch Operation".
- The result of the Fetch operations is given as input to the Addition operation, which is an Arithmetic operation.

- The result of the Arithmetic operation is again given to the Data operand C which is fetched from the memory and using another arithmetic operation which is Multiplication in this scenario is executed.
- Finally the Result is again stored in the "Result" variable.

In this process we are using up-to 5 pipelines which are the


 \rightarrow Fetch Operation (A)| Fetch Operation(B) | Addition of (A & B) | Fetch Operation(C) | Multiplication of ((A+B), C) | Load ((A+B)*C), Result);



The contents of the Registers in the above pipeline concept are given below. We are considering the implementation of A[7] array with B[7] array.

Clock	Segmer	nt1	ment 2	Segment 3	
Pulse					
Number					
	R1	R2	R3	R4	R5
1	A1	B1	-	-	-
2	A2	B2	A1*B1	C1	-
3	A3	B3	A2*B2 C C	REC2	A1*B1+C1
4	A4	B 4	A3*B3	C3	A2*B2+C2
5	A5	B5	A4*B4	C4	A3*B3+C3
6	A6	B6	A5*B5	C5	A4*B4+C4
7	A7	B7	A6*B6	C6	A5*B5+C5
8			A7*B7	C7	A6*B6+C6
9					A7*B7+C7

If the above concept is executed with out the pipelining, then each data operation will be taking 5 cycles, totally they are 35 cycles of CPU are needed to perform the operation. But if are using the concept of pipeline, we will be cutting off many cycles. Like given in the table below when the values of A1 and B1 are coming into the registers R1 and R2, the registers R3, R4 and R5 are empty. Now in the second cycle the multiplication of A1 and B1 is transferred to register R3, now in this point the contents of the register R1 and R2 are empty. Therefore the next two values A2 and B2 can be brought into the registers. Again in the third cycle after fetching the C1 value the operation (A1*B1)+C1 will be performed. So in this way we can achieve the total concept in only 9 cycles. Here we are assuming that the clock cycle timing is fixed. This is the concept of pipelining.




<u>Seg</u> / clock	C1	C2	C3	C4	C5	C6	C7	C8	C9
S1	Τ1	T2	Т3	Т4	Т5	Т6			
S2		Τ1	Т2	Т3	Τ4	Τ5	Т6		
S3			Τ1	T2	Т3	Τ4	Т5	Т6	
S4				T1	T2	Т3	Τ4	Τ5	Т6

Space and Time Diagram

S= nTn/(K+n-1)*tp

The below table is the space time diagram for the execution of 6 tasks in the 4 segment pipeline.



Arithmetic pipeline:

The above diagram represents the implementation of arithmetic pipeline in the area of floating point arithmetic operations. In the diagram, we can see that two numbers A and B are added together. Now the values of A and B are not normalized, therefore we must normalize them before start to do

7

any operations. The first thing is we have to fetch the values of A and B into the registers. Here R denote a set of registers. After that the values of A and B are normalized, therefore the values of the exponents will be compared in the comparator. After that the alignment of mantissa will be taking place. Finally, we will be performing addition, since an addition is happening in the adder circuit. The source registers will be free and the second set of values can be brought. Like wise when the normalizing of the result is taking place, addition of the new values will be added in the adder




circuit and when addition is going on, the new data values will be brought into the registers in the start of the implementation. We can see how the addition is being performed in the diagram.

Instruction Pipeline: Pipelining concept is not only limited to the data stream, but can also be applied on the instruction stream. The instruction pipeline execution will be like the queue execution. In the queue the data that is entered first, will be the data first retrieved. Therefore when an instruction is first coming, the instruction will be placed in the queue and will be executed in the system. Finally the results will be passing on to the next instruction in the queue. This scenario is called as Instruction pipelining. The instruction cycle is given below

- Fetch the instruction from the memory
- Decode the instruction
- calculate the effective address
- Fetch the operands from the memory
- Execute the instruction
- Store the result in the proper place.

In a computer system each and every instruction need not necessary to execute all the above phases. In

Instruction pipelining



a Register addressing mode, there is no need of the effective address calculation. Below is the example

of the four segment instruction pipeline.

In the above diagram we can see that the instruction which is first executing has to be fetched from the memory, there after we are decoding the instruction and we are calculating the effective address. Now we have two ways to execute the instruction. Suppose we are using a normal instruction like ADD, then the operands for that instruction will be fetched and the instruction will be executed. Suppose we are executing an instruction such as Fetch command. The fetch command itself has internally three more commands which are like ACTDR, ARTDR etc.., therefore we have to jump to that particular location to execute the command, so we are using the branch operation. So in a branch operation, again other instructions will be executed. That means we will be updating the PC value such that the instruction can be executed. Suppose we are fetching the operands to perform the original operation such as ADD, we need to fetch the data. The data can be fetched in two ways, either from the main memory or else from an input output devices. Therefore in order to use the input output devices, the devices must generate the interrupts which should be handled by the CPU. Therefore the handling of interrupts is also a kind of program execution. Therefore we again have to start from the starting of the program and execute the interrupt cycle.

The different instruction cycles are given below:

- $FI \rightarrow FI$ is a segment that fetches an instruction
- $DA \rightarrow DA$ is a segment that decodes the instruction and identifies the effective address.
- FO \rightarrow FO is a segment that fetches the operand.
- $EX \rightarrow EX$ is a segment that executes the instruction with the operand.

Timing of Instruction Pipeline

 $\begin{array}{l} \mathsf{FI} \to \mathsf{Fetch} \ \mathsf{Instruction} \\ \mathsf{FO} \to \mathsf{Fetch} \ \mathsf{Operand} \end{array}$

 $DA \rightarrow$ Decode instruction and Fetch Effective Address EX \rightarrow Execute the Instruction

					-	E		13	-				
Step	1	2	3	4	5	6	7	8	9	10	11	12	13
1	FI	DA	FO	EX			TE OF 7	i cura		0			
2		FI	DA	FO	EX	Up.	156		62		2		
3			El	DA	FO	EX	B		- Se		Q		
4			2	FI	Z-	-	FI	DA	FO	EX	2	2	
5			2		-	-	E.	FI	DA	FO	EX	2	
6			5						FI	DA	FO	EX	
7			0							FI	DA	FO	EX
							-						

<u>Pipelining Conflicts:</u> There are different conflicts that are caused by using the pipeline concept. They

are

- <u>Resource Conflicts:</u> These are caused by access to memory by two or more segments at the same time. Most of these conflicts can be resolved by using separate instruction and data memories
- <u>Data Dependency</u>: These conflicts arise when an instruction depends on the result of a previous instruction, but this result is not yet available.
- <u>Branch difficulties:</u> These difficulties arise from branch and other instructions that change the value of PC.

Data Dependency Conflict: The data dependency conflict can be solved by using the following methods.

- <u>Hardware Interlocks</u>: The most straight forward method is to insert hardware interlocks. An interlock is a circuit that detects instructions whose source operands are destination of instructions farther up in the pipeline. Detection of this situation causes the instruction whose source is not available to be delayed by enough clock cycles to resolve the conflict. This approach maintains the program sequence by using hardware to insert the required delay.
- <u>Operand Forwarding</u>: Another technique called operand forwarding uses special hardware to detect a conflict and avoid the conflict path by using a special path to forward the values between the pipeline segments.
- <u>Delayed Load</u>: The delayed load operation is nothing but when executing an instruction in the pipeline, simply delay the execution starting of the instruction such that all the data that is needed for the instruction can be successfully updated before execution.

Branch Conflicts:

The following are the solutions for solving the branch conflicts that are obtained in the pipelining concept.

- <u>Pre-fetch Target Instruction</u>: In this the branch instructions which are to be executed are prefetched to detect if any errors are present in the branch before execution.
- Branch Target Buffer: BTB is the associative memory implementation of the branch conditions.
- <u>Loop buffer</u>: The loop buffer is a very high speed memory device. Whenever a loop is to be executed in the computer. The complete loop will be transferred in to the loop buffer memory and will be executed as in the cache memory.

- <u>Branch Prediction:</u> The use of branch prediction is such that, before a branch is to be executed, the instructions along with the error checking conditions are checked. Therefore we will not be going into any unnecessary branch loops.
- <u>Delayed Branch</u>: The delayed branch concept is same as the delayed load process in which we are delaying the execution of a branch process, before all the data is fetched by the system for beginning the CPU.

<u>RISC Pipeline:</u>

The ability to use the instruction pipelining concept in the RISC architecture is very efficient. The simplicity of the instruction set can be utilized to implement an instruction pipeline using a small number of sub operations, with each being executed in one clock cycle. Due to fixed length instruction format, the decoding of the operation can occur at the same time as the register selection. Since the arithmetic, logic and shift operations are done on register basis, there is no need for extra fetching or effective address decoding steps to perform the operation. So pipelining concept can be effectively used in this scenario. Therefore the total operations can be categorized as one segment will be fetching the instruction from program memory, the other segment executes the instruction in the ALU and the third segment may be used to store the result of the ALU operation in a destination register. The data transfer instructions in RISC are limited to only Load and Store instructions. To prevent conflicts in data transfer, we will be using two separate buses one for storing the instructions and other for storing the data.

Example of three segment instruction pipeline:

We want to perform a operation in which there is some arithmetic, logic or shift operations. Therefore as per the instruction cycle, we will be having the following steps:

- I: Instruction Fetch
- A: ALU Operation
- E: Execute Instruction.

The I segment will be fetching the instruction from program memory. The instruction is decoded and an ALU operation is performed in the A segment. In the A segment the ALU operation instruction will be fetched and the effective address will be retrieved and finally in the E segment the instruction will be executed.

Delayed Load:

Consider the following instructions:

- 1. LOAD: $R1 \leftarrow M[address 1]$
- 2. LOAD: $R2 \leftarrow M[address 2]$
- 3. ADD: $R3 \leftarrow R1 + R2$
- 4. STORE: M[address 3] \leftarrow R3

Clock Cycles	1	2	3	4	5	6	
1.Load R1	1	A	E	Charles .		-	
2.Load R2	~ •	1 (C) I.	A	E		-	
3. Add R1+R2		9	1	A	E	0	
4. Store R3					A	E	
					A		
	Pipe	eline tin	ning wit	h delaye	d load		
lock Cycles	<u><i>Pip</i></u>	eline tin 2	ning wit	<u>h delaye</u> 4	ed load	6	80
						6	
lock Cycles Load R1 Load R2		2	3			6	
Load R1 Load R2		2	3 E	4		6	
Load R1		2	3 E	4 E	5	6 E	08(1)00

The below tables will be showing the pipelining concept with the data conflict and without data conflict.

Vector Processing:

Normal computational systems are not enough in some special processing requirements. Such as, in special processing systems like artificial intelligence systems and some weather forecasting systems, terrain analysis, the normal systems are not sufficient. In such systems the data processing will be involving on very high amount of data, we can classify the large data as a very big arrays. Now if we want to process this data, naturally we will need new methods of data processing. The vectors are considered as the large one dimensional array of data. The term vector processing involves the data processing on the vectors of such large data.

The vector processing system can be understand by the example below. Consider a program which is adding two arrays A and B of length 100;

Machine level program

	Initialize I=0
20	Read 6
	A(I)
	Read anato anato
	B(I)
	Store C(I)=A(I)+B(I)
	Increment I=I+1
	If I<=100 go to
	20 continue

so in this above program we can see that the two arrays are being added in a loop format. First we are starting from the value of 0 and then we are continuing the loop with the addition operation until the I value has reached to 100. In the above program there are 5 loop statements which will be executing 100 times. Therefore the total cycles of the CPU taken is 500 cycles. But if we use the concept of vector processing then we can reduce the unnecessary fetch cycles, since the fetch cycles are used in the creation of the vector. The same program written in the vector processing statement is given below.

C(1:100)=A(1:100)+B(1:100)


In the above statement, when the system is creating a vector like this the original source values are fetched from the memory into the vector, therefore the data is readily available in the vector. So when a

Operation	Base	Base	Base	Vector	15
Code	Address SRC 1	Address SRC 2	Address DST	length	

operation is initiated on the data, naturally the operation will be performed directly on the data and will not wait for the fetch cycle. So the total no of CPU Cycles taken by the above instruction is only 100.


Instruction format of Vector Instruction

Below we can see the implementation of the vector processing concept on the following matrix



multiplication. In the matrix multiplication, we will be multiplying the row of A matrix with the column of the B matrix elements individually finally we will be adding the results.


In the above diagram we can see that how the values of A vector and B Vector which represents the matrix are being multiplied. Here we will be considering a 4x4 matrix A and B. Now the from the source A vector we will be taking the first 4 values and will be sending to the multiplier pipeline along with the 4 values from the vector B. The resultant 1 value is stored in the adder pipeline. Like wise remaining values from a row and column multiplication will be brought into the adder pipeline, which will be performing the addition of all the things finally we will have the result of one row to column multiplication. When addition operation is taking place in the adder pipeline the next set of values will be brought into the multiplier pipeline, so that all the operations can be performed simultaneously using the parallel processing concepts by the implementation of pipeline.



<u>Memory Interleaving:</u>

Pipelining and vector processing naturally requires the several data elements for processing. So instead of using the same memory and selecting one at a time, we will be using several modules of the memory such that we can have separate data for each processing unit. As we can see in the above in the diagram each memory array is designed independently of the next memory array. Such that when the data needed for a operation is stored in the first memory array, another data for another operation can be safely stored in the next memory array, so that the operations can be performed concurrently. This process is called as memory interleaving.


<u>Array Processors</u>: In a distributed computing we will be having several computers working on the same task such that their processing power will be shared among all the systems so that they can perform the task fast. But the disadvantage of the distributed computing is that we have to give separate resources for each system and every system need to be controlled by a task initiating system or can be



called as a central control unit. The management of this kind of systems is very hard. In order to perform a specific operation involving a large processing there is no need of distributed computing. The alternate for this kind of scenarios is array processors or attached array processors. The simplest is the SIMD Attached array processor.

Attached Array processor

The above diagram shows that the system is attached a separate processor which will be used for operation specific purpose. If the array processor is designed for solving floating point arithmetic, then it will only perform that operations. The detailed figure of the attached array processor is given in the diagram below. This will be having the SIMD architecture. In this we will be having a master control unit which will be coordinating all the process in the array processor. Each processing unit in the array processor is having a local memory unit as in the memory interleaving concept on which it performs the operations. Finally we will be having a main memory in which the original source data and the results that are obtained from the array will stored. This processor be



MULTIPROCESSORS

Multiprocessor:

• A set of processors connected by a communications network




Fig. 5.1 Basic multiprocessor architecure

- A multiprocessor system is an interconnection of two or more CPU's with memory and input-output equipment.
- Multiprocessors system are classified as multiple instruction stream, multiple data stream systems(MIMD).
- There exists a distinction between multiprocessor and multicomputers that though both support concurrent operations.
- In multicomputers several autonomous computers are connected through a network and they may or may not communicate but in a multiprocessor system there is a single OS Control that provides interaction between processors and all the components of the system to cooperate in the solution of the problem.
- VLSI circuit technology has reduced the cost of the computers to such a low Level that the concept of applying multiple processors to meet system performance requirements has become an attractive design possibility.




Fig. 5.2 Taxonomy of mono- mulitporcessor organizations

Characteristics of Multiprocessors:

Benefits of Multiprocessing:

1. Multiprocessing increases the reliability of the system so that a failure or error in one part has limited effect on the rest of the system. If a fault causes one processor to fail, a second processor can be assigned to perform the functions of the disabled one.

2. Improved System performance. System derives high performance from the fact that computations can proceed in parallel in one of the two ways:

a) Multiple independent jobs can be made to operate in parallel.

b) A single job can be partitioned into multiple parallel tasks.

This can be achieved in two ways:

- The user explicitly declares that the tasks of the program be executed in parallel

- The compiler provided with multiprocessor s/w that can automatically detect parallelism in program. Actually it checks for Data dependency

COUPLING OF PROCESSORS

Tightly Coupled System/Shared Memory:

- Tasks and/or processors communicate in a highly synchronized fashion
- Communicates through a common global shared memory
- Shared memory system. This doesn't preclude each processor from having its own local memory(cache memory)

Loosely Coupled System/Distributed Memory

- Tasks or processors do not communicate in a synchronized fashion.
- Communicates by message passing packets consisting of an address, the data content, and some error detection code.
- Overhead for data exchange is high
- Distributed memory system

Loosely coupled systems are more efficient when the interaction between tasks is minimal, whereas tightly coupled system can tolerate a higher degree of interaction between tasks.

Shared (Global) Memory

- A Global Memory Space accessible by all processors
- Processors may also have some local memory

Distributed (Local, Message-Passing) Memory

- All memory units are associated with processors
- To retrieve information from another processor's memory a message must be sent there

Uniform Memory

- All processors take the same time to reach all memory locations Non-

uniform (NUMA) Memory

- Memory access is not uniform




Fig. 5.3 Shared and distributed memory

Shared memory multiprocessor:




Fig 5.4 Shared memory multiprocessor

Characteristics

- All processors have equally direct access to one large memory address space

Limitations

- Memory access latency; Hot spot problem

Interconnection Structures:

The interconnection between the components of a multiprocessor System can have different physical configurations depending n the number of transfer paths that are available between the processors and memory in a shared memory system and among the processing elements in a loosely coupled system. Some of the schemes are as:

- Time-Shared Common Bus
- Multiport Memory
- Crossbar Switch
- Multistage Switching Network
- Hypercube System

a. Time shared common Bus

- All processors (and memory) are connected to a common bus or busses
- Memory access is fairly uniform, but not very scalable
- A collection of signal lines that carry module-to-module communication
- Data highways connecting several digital system elements
- Operations of Bus




Fig. 5.5 Time shared common bus organization




Fig. 5.6 system bus structure for multiprocessor

In the above figure we have number of local buses to its own local memory and to one or more processors. Each local bus may be connected to a CPU, an IOP, or any combinations of processors. A system bus controller links each local bus to a common system bus. The I/O devices connected to the local IOP, as well as the local memory, are available to the local processor. The memory connected to the common system bus is shared by all processors. If an IOP is connected directly to the system bus the I/O devices attached to it may be made available to all processors

Disadvantage.:

- Only one processor can communicate with the memory or another processor at any given time.
- As a consequence, the total overall transfer rate within the system is limited by the speed of the single path

b. Multiport Memory:

Multiport Memory Module

- Each port serves a CPU

Memory Module Control Logic

- Each memory module has control logic
- Resolve memory module conflicts Fixed priority among CPUs

Advantages

- The high transfer rate can be achieved because of the multiple paths.

Disadvantages:

- It requires expensive memory control logic and a large number of cables and connections




Fig. 5.7 Multiport memory

c. Crossbar switch:

- Each switch point has control logic to set up the transfer path between a processor and a memory.
- It also resolves the multiple requests for access to the same memory on the predetermined priority basis.
- Though this organization supports simultaneous transfers from all memory modules because there is a separate path associated with each Module.
- The H/w required to implement the switch can become quite large and complex




Fig. 5.8 a) cross bar switch b) Block diagram of cross bar switch

Advantage:

- Supports simultaneous transfers from all memory modules

Disadvantage:

- The hardware required to implement the switch can become quite large and complex.

d. Multistage Switching Network:

- The basic component of a multi stage switching network is a two-input, two- output interchange switch.




Fig. 5.9 operation of 2X2 interconnection switch

Using the 2x2 switch as a building block, it is possible to build a multistage network to control the communication between a number of sources and destinations.

- To see how this is done, consider the binary tree shown in Fig. below.
- Certain request patterns cannot be satisfied simultaneously. i.e., if





Fig 5.10 Binary tree with 2x2 switches

8x8 Omega Switching Network



....



- Some request patterns cannot be connected simultaneously. i.e., any two sources cannot be connected simultaneously to destination 000 and 001
- In a tightly coupled multiprocessor system, the source is a processor and the destination is a memory module.
- Set up the path € transfer the address into memory € transfer the data
- In a loosely coupled multiprocessor system, both the source and destination are Processing elements.

e. Hypercube System:

The hypercube or binary n-cube multiprocessor structure is a loosely coupled system composed of N=2n processors interconnected in an n-dimensional binary cube.

- Each processor forms a node of the cube, in effect it contains not only a CPU but also local memory and I/O interface.
- Each processor address differs from that of each of its n neighbors by exactly one bit position.
- Fig. below shows the hypercube structure for n=1, 2, and 3.
- Routing messages through an *n*-cube structure may take from one to *n* links from a source node to a destination node.
- A routing procedure can be developed by computing the exclusive-OR of the source node address with the destination node address.
- The message is then sent along any one of the axes that the resulting binary value will have 1 bits corresponding to the axes on which the two nodes differ.
- A representative of the hypercube architecture is the Intel iPSC computer complex.
- It consists of 128(*n*=7) microcomputers, each node consists of a CPU, a floating point processor, local memory, and serial communication interface units




Fig. 5.12 Hypercube structures for n=1,2,3

Inter-processor Arbitration


- Only one of CPU, IOP, and Memory can be granted to use the bus at a time
- Arbitration mechanism is needed to handle multiple requests to the shared resources to resolve multiple contention
- SYSTEM BUS:
 - A bus that connects the major components such as CPU's, IOP's and memory
 - A typical System bus consists of 100 signal lines divided into three functional groups: data, address and control lines. In addition there are power distribution lines to the components.
- Synchronous Bus
 - Each data item is transferred over a time slice
 - known to both source and destination unit
 - Common clock source or separate clock and synchronization signal is transmitted periodically to synchronize the clocks in the system
- Asynchronous Bus
 - Each data item is transferred by Handshake mechanism
 - Unit that transmits the data transmits a control signal that indicates the presence of data
 - Unit that receiving the data responds with another control signal to acknowledge the receipt of the data


• Strobe pulse -supplied by one of the units to indicate to the other unit when the data transfer has to occur

	Signal name
Data and address	
Data lines (16 lines)	DATA0-DATA15
Address lines (24 lines)	ADRS0-ADRS23
Data transfer	
Memory read	MRDC
Memory write	MWTC
IO read	IORC
IO write	IOWC
Transfer acknowledge	TACK
Interrupt control	
Interrupt request (8 lines)	INTO-INT7
Interrupt acknowledge	INTA
Miscellaneous control	
Master clock	CCLK
System initialization	INIT
Byte high enable	BHEN
Memory inhibit (2 lines)	INH1-INH2
Bus lock	LOCK
Bus arbitration	
Bus request	BREQ
Common bus request	CBRQ
Bus busy	BUSY
Bus clock	BCLK
Bus priority in	BPRN
Bus priority out	BPRO 🕚

 Table 5.1 IEEE standard 796 multibus signals

INTERPROCESSOR ARBITRATION STATIC ARBITRATION







Interprocessor Arbitration Dynamic Arbitration

- Priorities of the units can be dynamically changeable while the system is in operation
- Time Slice
 - Fixed length time slice is given sequentially to each processor, round- robin fashion
- Polling
 - Unit address polling -Bus controller advances the address to identify the requesting unit. When processor that requires the access recognizes its address, it activates the bus busy line and then accesses the bus. After a number of bus cycles, the polling continues by choosing a different processor.

- LRU

- The least recently used algorithm gives the highest priority to the requesting device that has not used bus for the longest interval.
- FIFO
 - The first come first serve scheme requests are served in the order received. The bus controller here maintains a queue data structure.
- Rotating Daisy Chain
 - Conventional Daisy Chain -Highest priority to the nearest unit to the bus controller
 - Rotating Daisy Chain –The PO output of the last device is connected to the PI of the first one. Highest priority to the unit that is nearest to the unit that has most recently accessed the bus(it becomes the bus controller)

Inter processor communication and synchronization:

- The various processors in a multiprocessor system must be provided with a facility for *communicating* with each other.
 - A communication path can be established through *a portion of memory* or *a common input-output channels*.

- The sending processor structures a request, a message, or a procedure, and places it in the memory mailbox.
 - Status bits residing in common memory
 - The receiving processor can check the mailbox *periodically*.
 - The response time of this procedure can be time consuming.
- A more efficient procedure is for the sending processor to alert the receiving processor directly by means of an *interrupt signal*.
- In addition to shared memory, a multiprocessor system may have other shared resources.
 - e.g., a magnetic disk storage unit.
- To prevent conflicting use of shared resources by several processors there must be a provision for assigning resources to processors. i.e., operating system.
- There are three organizations that have been used in the design of operating system for multiprocessors: *master-slave configuration*, *separate operating system*, and *distributed operating system*.
- In a master-slave mode, one processor, master, always executes the operating system functions.
- In the separate operating system organization, each processor can execute the operating system routines it needs. This organization is more suitable for *loosely coupled systems*.
- In the distributed operating system organization, the operating system routines are distributed among the available processors. However, each particular operating system function is assigned to only one processor at a time. It is also referred to as a *floating operating system*.

Loosely Coupled System

- There is *no shared memory* for passing information.
- The communication between processors is by means of message passing through *I/O channels*.
- The communication is initiated by one processor calling a *procedure* that resides in the memory of the processor with which it wishes to communicate.

- The communication efficiency of the interprocessor network depends on the *communication routing protocol, processor speed, data link speed, and the topology of the network.*

Interprocess Synchronization

- The instruction set of a multiprocessor contains basic instructions that are used to implement communication and synchronization between cooperating processes.
 - Communication refers to the exchange of data between different processes.
 - Synchronization refers to the special case where the data used to communicate between processors is control information.
- Synchronization is needed to enforce the *correct sequence of processes* and to ensure *mutually exclusive access* to shared writable data.
- Multiprocessor systems usually include various mechanisms to deal with the synchronization of resources.
 - Low-level primitives are implemented directly by the hardware.
 - These primitives are the basic mechanisms that enforce mutual exclusion for more complex mechanisms implemented in software.
 - A number of hardware mechanisms for mutual exclusion have been developed.
 - A binary semaphore

Mutual Exclusion with Semaphore

- A properly functioning multiprocessor system must provide a mechanism that will guarantee orderly access to shared memory and other shared resources.
 - Mutual exclusion: This is necessary to protect data from being changed simultaneously by two or more processors.
 - Critical section: is a program sequence that must complete execution before another processor accesses the same shared resource.
- A *binary variable* called a *semaphore* is often used to indicate whether or not a processor is executing a critical section.

- Testing and setting the semaphore is itself a critical operation and must be performed as a single indivisible operation.
- A semaphore can be initialized by means of a *test and set instruction* in conjunction with a hardware *lock* mechanism.
- The instruction TSL SEM will be executed in two memory cycles (the first to read and the second to write) as follows:

```
R \square M[SEM], M[SEM] \square 1
```

Cache Coherence

cache coherence is the consistency of shared resource data that ends up stored in multiple local caches. When clients in a system maintain caches of a common memory resource, problems may arise with inconsistent data, which is particularly the case with CPUs in a multiprocessing system.




Fig. 5.14 cache coherence

Shared Cache

- -Disallow private cache
- -Access time delay
- Software Approaches
- * Read-Only Data are Cacheable
 - Private Cache is for Read-Only data
 - Shared Writable Data are not cacheable
 - Compiler tags data as cacheable and noncacheable
 - Degrade performance due to software overhead
- * Centralized Global Table
 - Status of each memory block is maintained in CGT: RO(Read-Only);
 RW(Read and Write)
 - All caches can have copies of RO blocks
 - Only one cache can have a copy of RW block
 - Hardware Approaches
- * Snoopy Cache Controller
 - Cache Controllers monitor all the bus requests from CPUs and IOPs
 - All caches attached to the bus monitor the write operations
 - When a word in a cache is written, memory is also updated (write through)
 - Local snoopy controllers in all other caches check their memory to determine if they have a copy of that word; If they have, that location is marked invalid(future reference to this location causes cache miss)